ColdFire+ Portfolio Product Brief

Entry-level, 32-bit, ultra-low power, low cost, small form-factor, fully software- and pin-compatible solutions

1 ColdFire+ Portfolio Introduction

Freescale’s ColdFire+ 32-bit microcontrollers are built on the Version 1 (V1) ColdFire® core and enabled by innovative 90 nm thin film storage (TFS) flash process technology with FlexMemory. The ColdFire+ portfolio consists of six families featuring ultra-low power capabilities in small footprint solutions with embedded flash memory that scales from 32 KB to 128 KB. The families offer a rich combination of additive peripherals including USB, high performance mixed signal capabilities, hardware encryption, an innovative touch sensing interface (TSI), and more. These key features make ColdFire+ microcontrollers ideal for portable handheld devices, wireless nodes, peripherals that require device authentication, building control security pads, and advanced remote control devices.

The feature superset of all six pin- and software-compatible families includes:

- Innovative FlexMemory enabling up to 2 KB of enhanced EEPROM or additional 32 KB of flash
- 10 flexible low power modes, ideal for extending battery life
- 16-bit or 12-bit ADC and 12-bit DAC to provide flexible and powerful mixed signal capabilities
- Cryptographic Acceleration Unit (CAU) and Random Number Generator (RNGB) for secure communications

© 2010–2013 Freescale Semiconductor, Inc.
ColdFire+ Portfolio Introduction

- Integrated capacitive touch sensing support: low power touch sensing interface (TSI)
- Integrated USB 2.0 Full-Speed Device/Host/OTG Controller supporting connection via USB and battery charging
- Synchronous audio interface (SAI) providing a direct interface to codecs and to Inter-IC Sound (I2S) audio devices
- Wide operating voltage range from 1.71 V to 3.6 V with flash programmability and full analog functionality over entire range
- Various timers that support general purpose, PWM, and motor control functions
- GPIO with pin interrupt functionality
- Small footprint packages designed for space-constrained applications
- Rich suite of complimentary runtime software including Freescale's MQX RTOS, a full set of USB class drivers, a cryptographic library, a motor control library, and much more

The ColdFire+ device families are the MCF51QU, MCF51QM, MCF51JU, and MCF51JF.

V1 ColdFire+ MCU Families

Figure 1. ColdFire+ Portfolio
2 Target Applications

ColdFire+ devices are optimal for a myriad of applications. The following table provides a partial list.

**Table 1. Target Applications**

<table>
<thead>
<tr>
<th>Target application</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Building, home, or industrial automation</td>
<td>Electronic toll collection</td>
</tr>
<tr>
<td></td>
<td>Magnetic card reader</td>
</tr>
<tr>
<td></td>
<td>Wireless sensor/control nodes</td>
</tr>
<tr>
<td></td>
<td>Security/access control</td>
</tr>
<tr>
<td></td>
<td>HVAC control</td>
</tr>
<tr>
<td></td>
<td>Light automation</td>
</tr>
<tr>
<td>Portable consumer devices</td>
<td>MP3 player accessories</td>
</tr>
<tr>
<td></td>
<td>Digital radio</td>
</tr>
<tr>
<td>Medical devices</td>
<td>Portable medical devices</td>
</tr>
<tr>
<td>Mid-end/high-end PC peripheral accessories</td>
<td>High-quality audio via USB</td>
</tr>
<tr>
<td></td>
<td>Full feature keyboard with touch pad, speakers,</td>
</tr>
<tr>
<td></td>
<td>and microphone</td>
</tr>
<tr>
<td></td>
<td>Joysticks</td>
</tr>
<tr>
<td>General purpose applications</td>
<td>High-end remote control</td>
</tr>
<tr>
<td></td>
<td>Metering/instrumentation</td>
</tr>
<tr>
<td></td>
<td>Video game accessories</td>
</tr>
</tbody>
</table>

3 Block Diagram

The block diagram shows the feature categories of all ColdFire+ device families, including those shared by and differing among the families.
### Features

This section describes features of the entire ColdFire+ portfolio as well as of individual families, devices, and device components.

#### Figure 2. Block Diagram of ColdFire+ Device Families

<table>
<thead>
<tr>
<th>Core and System</th>
<th>Power Management</th>
<th>Memory and Memory Interfaces</th>
<th>Clocks</th>
</tr>
</thead>
<tbody>
<tr>
<td>V1 ColdFire Core</td>
<td>System Mode Controller</td>
<td>Flash</td>
<td>Phase-Locked Loop</td>
</tr>
<tr>
<td>Enhanced Multiply-Accumulator</td>
<td>Power Management Controller</td>
<td>FlexNVM</td>
<td>Frequency-Locked Loop</td>
</tr>
<tr>
<td>Crossbar Switch</td>
<td>Voltage Regulator</td>
<td>Serial Programming I/F (EzPort)</td>
<td>Low/High Frequency Oscillators</td>
</tr>
<tr>
<td>Direct Memory Access</td>
<td>Low-Leakage Wakeup</td>
<td>External Bus Interface (Mini-FlexBus)</td>
<td>Internal Reference Clocks</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>System Security and Integrity</th>
<th>Analog</th>
<th>Timers</th>
<th>Communication Interfaces</th>
<th>Human-Machine Interface (HMI)</th>
</tr>
</thead>
<tbody>
<tr>
<td>CRC</td>
<td>16-bit ADC</td>
<td>Timers x2</td>
<td>UART x2 (with Smart Card)</td>
<td>GPIO</td>
</tr>
<tr>
<td>Watchdog</td>
<td>12-bit ADC</td>
<td>Carrier Modulator Transmitter</td>
<td>SPI x2</td>
<td>USB OTG LS/FS</td>
</tr>
<tr>
<td>Hardware Encryption (CAU)</td>
<td>Analog Comparator</td>
<td>Programmable Delay Block</td>
<td>I2C x4</td>
<td>USB Charger Detect</td>
</tr>
<tr>
<td>Random Number Generator</td>
<td>6-bit DAC</td>
<td>Modulo Timer</td>
<td>I2S/SAI</td>
<td>External Interrupt</td>
</tr>
<tr>
<td></td>
<td>12-bit DAC</td>
<td>Low Power Timers x2</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Voltage Reference</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Only on QM & JF**

**Only on QM**

**Only on JU & JF**

**Only on JU & JF**

---

_Figure 2. Block Diagram of ColdFire+ Device Families_
4.1 ColdFire+ Feature Summary

The following table summarizes shared features of ColdFire+ device families. For features that vary by family, see Table 3.

Table 2. Feature Summary

<table>
<thead>
<tr>
<th>Feature</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Hardware Characteristics</strong></td>
<td></td>
</tr>
<tr>
<td>Voltage range</td>
<td>1.71 V to 3.6 V</td>
</tr>
<tr>
<td>Flash write voltage</td>
<td>Down to 1.71 V</td>
</tr>
<tr>
<td>Packages</td>
<td></td>
</tr>
<tr>
<td>32-pin QFN (5 x 5 mm²)</td>
<td></td>
</tr>
<tr>
<td>44-pin QFN (5 x 5 mm²)</td>
<td></td>
</tr>
<tr>
<td>48-pin LQFP (7 x 7 mm²)</td>
<td></td>
</tr>
<tr>
<td>64-pin LQFP (10 x 10 mm²)</td>
<td></td>
</tr>
<tr>
<td>Temperature range, ambient ($T_A$)</td>
<td>-40°C to 105°C (V temperature)</td>
</tr>
<tr>
<td>Temperature range, junction ($T_J$)</td>
<td>-40°C to 115°C</td>
</tr>
<tr>
<td><strong>Core and System</strong></td>
<td></td>
</tr>
<tr>
<td>Central processing unit (CPU)</td>
<td>High-performance Version 1 (V1) ColdFire core with EMAC and DIV hardware acceleration</td>
</tr>
<tr>
<td></td>
<td>Implements instruction set revision C (ISA_C)</td>
</tr>
<tr>
<td>Maximum CPU frequency</td>
<td>50 MHz</td>
</tr>
<tr>
<td>Dhrystone 2.1 performance</td>
<td>1.10 DMIPS per MHz performance when executing from internal RAM</td>
</tr>
<tr>
<td></td>
<td>0.99 DMIPS per MHz when executing from flash</td>
</tr>
<tr>
<td>Interrupt controller (INTC)</td>
<td>Supports 7 priority levels and software interrupt acknowledges</td>
</tr>
<tr>
<td>Direct memory access (DMA) controller</td>
<td>Four independently programmable channels provide the means to transfer data directly between system memory and I/O peripherals</td>
</tr>
<tr>
<td>Low-leakage wakeup unit (LLWU)</td>
<td>16 external wakeup pins with digital glitch filter</td>
</tr>
<tr>
<td></td>
<td>4 internal wakeup sources</td>
</tr>
<tr>
<td></td>
<td>RESET pin can be treated as reset wakeup in low leakage (LLS and VLLS) modes</td>
</tr>
<tr>
<td>Debug</td>
<td>Integrated ColdFire DEBUG_Rev_B+ interface with single wire BDM</td>
</tr>
<tr>
<td></td>
<td>Real-time debug support, with six hardware breakpoints that can be configured to halt the processor or generate debug interrupt</td>
</tr>
<tr>
<td></td>
<td>Capture of compressed processor status and debug data into trace buffer</td>
</tr>
<tr>
<td></td>
<td>On-chip trace buffer that provides programmable start/stop recording conditions</td>
</tr>
<tr>
<td><strong>Power Management</strong></td>
<td></td>
</tr>
<tr>
<td>Power management controller (PMC)</td>
<td>Various stop, wait, and run modes to enable low power applications:</td>
</tr>
<tr>
<td></td>
<td>• Run and stop regulation modes to enable low power MCU operation</td>
</tr>
<tr>
<td></td>
<td>• Several low power and low leakage stop modes</td>
</tr>
<tr>
<td></td>
<td>Peripheral clock enable register can disable clocks to unused modules, further reducing current consumption</td>
</tr>
<tr>
<td></td>
<td>Low voltage warning and detect with selectable trip points</td>
</tr>
<tr>
<td>3.3 V voltage regulator (VREG)</td>
<td>5 V input, 3.3 V output, up to 120 mA</td>
</tr>
</tbody>
</table>

Table continues on the next page...
### Table 2. Feature Summary (continued)

<table>
<thead>
<tr>
<th>Feature</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Memory and Memory Interfaces</strong></td>
<td></td>
</tr>
<tr>
<td>Total flash memory</td>
<td>Up to 160 KB (128 KB + 32 KB)</td>
</tr>
<tr>
<td>Program flash</td>
<td>Up to 128 KB</td>
</tr>
<tr>
<td>FlexNVM</td>
<td>Up to 32 KB</td>
</tr>
<tr>
<td>FlexRAM</td>
<td>Up to 2 KB</td>
</tr>
<tr>
<td>RAM</td>
<td>Up to 32 KB</td>
</tr>
<tr>
<td>Total random access memory (RAM)</td>
<td>Up to 34 KB (32 KB + 2 KB)</td>
</tr>
</tbody>
</table>
| FlexMemory (FlexNVM plus FlexRAM) configuration examples<sup>1</sup> | Example 1: 32 KB additional program flash, no data flash or EEPROM, 2 KB additional RAM  
Example 2: 32 KB data flash memory, 2 KB additional RAM  
Example 3: Up to 2 KB high-endurance, nonvolatile, enhanced EEPROM  
Example 4: Partial data flash and EEPROM |
| Low-leakage standby memory | Full RAM in LLS and VLLS3 power modes, 1 KB RAM or 8KB RAM in VLLS2 mode  
32-byte register file in all power modes, including VLLS1 mode |
| External bus interface (Mini-FlexBus) | Supports glueless connections to external memories and peripherals  
Up to 20 address and 8 data lines (non-muxed mode)  
Up to 20 address lines and 16 data lines (muxed mode)  
2 chip selects |
| Serial programming interface (EzPort) | Supports flash in-system programming |
| **Clocks** | |
| External crystal oscillator or resonator | Low range, low power, or full-swing: 32 kHz to 40 kHz  
Medium range, low power, or full-swing: 1 MHz to 8 MHz  
High range, low power, or full-swing: 8 MHz to 32 MHz |
| External clock | DC to 50 MHz |
| Internal clock references | Two internal trimmable reference clocks  
• 32 kHz  
• 2 MHz  
Internal 1 kHz low power oscillator |
| Phase-locked loop (PLL) | Up to 100 MHz VCO |
| Frequency-locked loop (FLL) | 1 |
| **System Security and Integrity** | |
| Cyclic redundancy check (CRC) module | User configurable 16/32-bit hardware CRC generator circuit with programmable generator polynomial  
Supports checksumming of any memory image |
| COP watchdog module | 1 |
| Memory | Flash security features and block protection |
| Unique chip identification (ID) number | 128 bits wide |
| **Analog** | |
| Analog-to-digital converter (ADC) | 1 successive approximation (SAR) ADC |

*Table continues on the next page...*
Table 2. Feature Summary (continued)

<table>
<thead>
<tr>
<th>Feature</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>12-bit digital-to-analog converter (DAC)</td>
<td>1</td>
</tr>
<tr>
<td>High-speed comparator (CMP)</td>
<td>1 with 6-bit DAC</td>
</tr>
<tr>
<td>Programmable voltage reference (VREF)</td>
<td>1</td>
</tr>
<tr>
<td><strong>Timers</strong></td>
<td></td>
</tr>
<tr>
<td>Programmable delay block (PDB)</td>
<td>1 ADC channel (with 2 triggers), 1 DAC channel, and 1 pulse-out to CMP</td>
</tr>
<tr>
<td>16-bit flexible timer (FTM0)</td>
<td>Up to 2 channels, with quadrature decoder</td>
</tr>
<tr>
<td>16-bit flexible timer (FTM1)</td>
<td>6 channels</td>
</tr>
<tr>
<td>16-bit modulo timer (MTIM)</td>
<td>1</td>
</tr>
<tr>
<td>Carrier modulator transmitter (CMT)</td>
<td>1</td>
</tr>
<tr>
<td>Low-power timers (LPTMR0 and LPTMR1)</td>
<td>Support Time of Day function with an external 32.768 kHz low power crystal oscillator</td>
</tr>
<tr>
<td></td>
<td>1-channel, 16-bit pulse counter or periodic interrupt</td>
</tr>
<tr>
<td><strong>Communication Interfaces</strong></td>
<td></td>
</tr>
<tr>
<td>16-bit serial peripheral interface (SPI0)</td>
<td>1 with independent 8-byte transmit and receive FIFOs</td>
</tr>
<tr>
<td>16-bit serial peripheral interface (SPI1)</td>
<td>1 (without FIFO)</td>
</tr>
<tr>
<td>Inter-Integrated Circuit (I²C)</td>
<td>Up to 4</td>
</tr>
<tr>
<td>Universal asynchronous receivers/transmitters (UART0 and UART1)</td>
<td>Serial communications interface (SCI)</td>
</tr>
<tr>
<td></td>
<td>Support for ISO 7816 protocol for interfacing with smart cards</td>
</tr>
<tr>
<td></td>
<td>Hardware flow control</td>
</tr>
<tr>
<td></td>
<td>Higher baud rates (CPU clock)</td>
</tr>
<tr>
<td></td>
<td>Independent data FIFO for transmit and receive</td>
</tr>
<tr>
<td><strong>Human-Machine Interface (HMI)</strong></td>
<td></td>
</tr>
<tr>
<td>Rapid general-purpose input/output (RGPIO)²</td>
<td>Up to 16 bits of high-speed GPIO functionality connected to the processor's local 32-bit bus with faster set, clear, and toggle functionality</td>
</tr>
<tr>
<td>Enhanced general-purpose input/output (EGPIO)</td>
<td>Up to 48</td>
</tr>
<tr>
<td></td>
<td>Pin interrupt / DMA request capability</td>
</tr>
<tr>
<td></td>
<td>Up to 16 EGPIOS (PORTB and PORTC) with digital glitch filter</td>
</tr>
<tr>
<td></td>
<td>Hysteresis and configurable pullup/pulldown device on all input pins</td>
</tr>
<tr>
<td></td>
<td>Configurable slew rate and drive strength on all output pins</td>
</tr>
<tr>
<td>Touch sensing inputs (TSI)</td>
<td>Up to 16</td>
</tr>
<tr>
<td>Interrupt Request Pin (IRQ)</td>
<td>Rising or falling edge selection</td>
</tr>
<tr>
<td></td>
<td>Level sensitivity option</td>
</tr>
<tr>
<td></td>
<td>Configurable internal pullup/pulldown</td>
</tr>
<tr>
<td></td>
<td>Defined as a nonmaskable interrupt request</td>
</tr>
</tbody>
</table>

1. FlexNVM can be used as program flash, as data flash, or, in conjunction with FlexRAM, as high-endurance EEPROM or a combination of data flash and EEPROM.
2. Shared with EGPIO pins

The following table summarizes features that vary by family.
### Table 3. Feature Differences

<table>
<thead>
<tr>
<th>QU</th>
<th>QM</th>
<th>JU</th>
<th>JF</th>
<th>Feature</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
<td>Random number generator (RNGB)</td>
<td>Supports both true (TRNG) and pseudo-random number (PRNG) generators</td>
</tr>
<tr>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>Yes</td>
<td>Cryptographic Acceleration Unit (CAU)</td>
<td>Provides hardware encryption for:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• DES</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• AES(-128, -192, -256)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• SHA-1 and SHA-256</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>• MD5</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Enables more complex algorithms such as 3DES with</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>software encryption libraries that use the preceding basic</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>security blocks</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Analog</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>No</td>
<td>Yes</td>
</tr>
<tr>
<td>Yes</td>
<td>No</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Communication Interfaces</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>Host, device, and OTG support</td>
</tr>
<tr>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>No</td>
<td>No</td>
</tr>
</tbody>
</table>

1. The 3.3 V voltage regulator on all ColdFire+ devices powers the on-chip USB transceiver. The regulator input supports the 5 V supply typically provided by USB VBUS power.

### 4.2 Features by Package

The following summary identifies some aspects of common family features that vary by package. For a similar summary of features that vary by family and package, refer to Table 5.

### Table 4. Feature Summary by Package

<table>
<thead>
<tr>
<th>Part number</th>
<th>MCF51xx32VFM</th>
<th>MCF51xx32VHS</th>
<th>MCF51xx64VLF</th>
<th>MCF51xx64VHS</th>
<th>MCF51xx128VHS</th>
<th>MCF51xx128VLH</th>
</tr>
</thead>
<tbody>
<tr>
<td>xx refers to every family:</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JF, JU, QM, QU</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Package type and number of pins</td>
<td>32-pin QFN</td>
<td>44-pin QFN</td>
<td>48-pin LQFP</td>
<td>44-pin QFN</td>
<td>64-pin LQFP</td>
<td></td>
</tr>
<tr>
<td>Package dimensions (mm x mm)</td>
<td>5x5</td>
<td>5x5</td>
<td>7x7</td>
<td>5x5</td>
<td>10x10</td>
<td></td>
</tr>
</tbody>
</table>

Table continues on the next page...
Table 4. Feature Summary by Package (continued)

<table>
<thead>
<tr>
<th>Part number</th>
<th>32-pin QFN</th>
<th>44-pin QFN</th>
<th>48-pin LQFP</th>
<th>44-pin QFN</th>
<th>64-pin LQFP</th>
</tr>
</thead>
<tbody>
<tr>
<td>xx refers to every family: JF, JU, QM, QU</td>
<td>MCF51xx32VFM</td>
<td>MCF51xx32VHS</td>
<td>MCF51xx64VLF</td>
<td>MCF51xx64VHS</td>
<td>MCF51xx128VHS</td>
</tr>
<tr>
<td>Package type and number of pins</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Package dimensions (mm x mm)</td>
<td>5x5</td>
<td>5x5</td>
<td>7x7</td>
<td>5x5</td>
<td>10x10</td>
</tr>
<tr>
<td>V1 ColdFire core with EMAC and DIV</td>
<td>Yes</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Maximum CPU frequency (MHz)</td>
<td>50</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory and Memory Interfaces</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total flash memory (KB)</td>
<td>Up to 48</td>
<td>Up to 96</td>
<td>Up to 160</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Flash (KB)</td>
<td>32</td>
<td>64</td>
<td>128</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FlexNVM (KB)</td>
<td>16</td>
<td>64</td>
<td>32</td>
<td></td>
<td></td>
</tr>
<tr>
<td>FlexRAM (KB)</td>
<td>Up to 1</td>
<td></td>
<td>Up to 2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RAM (KB)</td>
<td>8</td>
<td>16</td>
<td>32</td>
<td></td>
<td></td>
</tr>
<tr>
<td>External bus interface (Mini-FlexBus)</td>
<td>None</td>
<td>8 data / 2 CS</td>
<td></td>
<td>20 address / 8 data / 2 CS</td>
<td></td>
</tr>
<tr>
<td>Serial programming interface (EzPort)</td>
<td>Yes</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Clocks</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Multipurpose clock generator (MCG)</td>
<td>FLL + PLL + internal oscillator (32 kHz or 2 MHz)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>System Security and Integrity</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Cyclic redundancy check (CRC)</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>COP watchdog module</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Analog</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12-bit DAC</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMP (with 6-bit DAC) external inputs</td>
<td>1</td>
<td>2</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>VREF</td>
<td>No</td>
<td></td>
<td></td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>Timers</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FlexTimer (FTM0 with quad decoder) channel pins</td>
<td>None</td>
<td>1 ch</td>
<td></td>
<td>2 ch</td>
<td></td>
</tr>
<tr>
<td>FlexTimer (FTM1) channel pins</td>
<td></td>
<td></td>
<td>6 ch</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Carrier modulator transmitter (CMT)</td>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Programmable delay block (PDB)</td>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16-bit modulo timer (MTIM)</td>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Low power timer (LPTMR)</td>
<td></td>
<td></td>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Communication Interfaces</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>UART</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SPI (16-bit)</td>
<td></td>
<td></td>
<td>2 (1 with FIFO)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table continues on the next page...
### Table 4. Feature Summary by Package (continued)

<table>
<thead>
<tr>
<th>Part number</th>
<th>MCF51xx32VFM</th>
<th>MCF51xx32VHS</th>
<th>MCF51xx64VLF</th>
<th>MCF51xx64VHS</th>
<th>MCF51xx128VHS</th>
<th>MCF51xx128VLH</th>
</tr>
</thead>
<tbody>
<tr>
<td>xx</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*xx refers to every family: JF, JU, QM, QU*

<table>
<thead>
<tr>
<th>Package type and number of pins</th>
<th>32-pin QFN</th>
<th>44-pin QFN</th>
<th>48-pin LQFP</th>
<th>44-pin QFN</th>
<th>64-pin LQFP</th>
</tr>
</thead>
<tbody>
<tr>
<td>Package dimensions (mm x mm)</td>
<td>5x5</td>
<td>5x5</td>
<td>7x7</td>
<td>5x5</td>
<td>10x10</td>
</tr>
<tr>
<td>I²C</td>
<td>3</td>
<td>4</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Human-Machine Interface (HMI)**

<table>
<thead>
<tr>
<th>Feature</th>
<th>32VFM</th>
<th>32VHS</th>
<th>64VLF</th>
<th>64VHS</th>
<th>128VHS</th>
<th>128VLH</th>
</tr>
</thead>
<tbody>
<tr>
<td>Touch sensing inputs (TSI)</td>
<td>5</td>
<td>7</td>
<td>8</td>
<td>7</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td>Total GPIO pins</td>
<td>22</td>
<td>31</td>
<td>35</td>
<td>31</td>
<td>48</td>
<td></td>
</tr>
<tr>
<td>Pin interrupts</td>
<td>22</td>
<td>31</td>
<td>35</td>
<td>31</td>
<td>48</td>
<td></td>
</tr>
<tr>
<td>GPIO</td>
<td>5</td>
<td>8</td>
<td>10</td>
<td>8</td>
<td>16</td>
<td></td>
</tr>
</tbody>
</table>

1. When an FTM channel pin is not present in a package, the channel's internal functionality remains available. In packages where FTM0 channel 0 is not available, the comparator can be used to connect an external input to FTM channel 0.
2. GPIO numbers include RGPIO

The following summary identifies features that vary by family *and* package.

### Table 5. Feature Differences by Family and Package

<table>
<thead>
<tr>
<th>QU</th>
<th>QM</th>
<th>JU</th>
<th>JF</th>
<th>Feature</th>
<th>32VFM</th>
<th>32VHS</th>
<th>64VLF</th>
<th>64VHS</th>
<th>128VHS</th>
<th>128VLH</th>
</tr>
</thead>
<tbody>
<tr>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Package type and number of pins</td>
<td>32-pin QFN</td>
<td>44-pin QFN</td>
<td>48-pin LQFP</td>
<td>44-pin QFN</td>
<td>64-pin LQFP</td>
<td></td>
</tr>
<tr>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Package dimensions (mm x mm)</td>
<td>5x5</td>
<td>5x5</td>
<td>7x7</td>
<td>5x5</td>
<td>10x10</td>
<td></td>
</tr>
</tbody>
</table>

**System Security and Integrity**

<table>
<thead>
<tr>
<th>Feature</th>
<th>32VFM</th>
<th>32VHS</th>
<th>64VLF</th>
<th>64VHS</th>
<th>128VHS</th>
<th>128VLH</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cryptographic acceleration unit (CAU)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Random number generator (RNGB)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Analog**

<table>
<thead>
<tr>
<th>Feature</th>
<th>32VFM</th>
<th>32VHS</th>
<th>64VLF</th>
<th>64VHS</th>
<th>128VHS</th>
<th>128VLH</th>
</tr>
</thead>
<tbody>
<tr>
<td>16-bit ADC single ended</td>
<td>11 ch</td>
<td>12 ch</td>
<td>18 ch</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16-bit ADC differential</td>
<td>2 ch (differential pair)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12-bit ADC single ended (Qx families)</td>
<td>8 ch</td>
<td>11 ch</td>
<td>13 ch</td>
<td>11 ch</td>
<td>19 ch</td>
<td></td>
</tr>
<tr>
<td>12-bit ADC single ended (Jx families)</td>
<td>6 ch</td>
<td>9 ch</td>
<td>11 ch</td>
<td>9 ch</td>
<td>17 ch</td>
<td></td>
</tr>
</tbody>
</table>

**Communication Interfaces**

<table>
<thead>
<tr>
<th>Feature</th>
<th>32VFM</th>
<th>32VHS</th>
<th>64VLF</th>
<th>64VHS</th>
<th>128VHS</th>
<th>128VLH</th>
</tr>
</thead>
<tbody>
<tr>
<td>USB 2.0 OTG LS/FS¹</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>USB DCD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I²S/SAI</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
1. The 3.3 V voltage regulator on all ColdFire+ devices powers the on-chip USB transceiver. The regulator input supports the
5 V supply typically provided by USB VBUS power.

4.3 Power modes

The V1 ColdFire CPU has two primary modes of operation, run and stop. The STOP instruction can invoke both stop and
wait modes. The CPU does not differentiate between stop and wait modes. Stop, wait, and run are augmented in a number of
ways to provide a lower-power MCU based on application needs.

The System Mode Controller (SMC) in ColdFire+ device families provides multiple power options. The Very Low Power
Run (VLPR) operating mode can drastically reduce runtime power when maximum processor frequency is not required.
Corresponding wait and stop modes are the Very Low Power Wait (VLPW) and Very Low Power Stop (VLPS) modes.

Depending on the stop requirements of the user application, a variety of stop modes are available that provide state retention,
partial power down, or full power down of certain logic and/or memory. I/O states are held in all modes of operation. The
following table compares the various power modes available.

<table>
<thead>
<tr>
<th>Power mode</th>
<th>Description</th>
<th>Normal recovery method</th>
</tr>
</thead>
<tbody>
<tr>
<td>Normal run</td>
<td>Allows maximum performance of MCU.</td>
<td>-</td>
</tr>
<tr>
<td>Normal wait</td>
<td>Allows peripherals to function while allowing CPU to sleep, reducing power.</td>
<td>Interrupt</td>
</tr>
<tr>
<td>Normal stop</td>
<td>Places MCU in static state. Lowest power mode that retains all registers while maintaining LVD protection.</td>
<td>Interrupt</td>
</tr>
<tr>
<td>VLPR (Very Low Power Run)</td>
<td>Regulator in low power mode, LVD off. Maximum 2 MHz clock source to core and 1 MHz to peripherals and flash.</td>
<td>Interrupt</td>
</tr>
<tr>
<td>VLPW (Very Low Power Wait)</td>
<td>Similar to VLPR, with CPU in sleep to further reduce power.</td>
<td>Interrupt</td>
</tr>
<tr>
<td>VLPS (Very Low Power Stop)</td>
<td>Places MCU in static state, with LVD operation off. Lowest power mode with ADC and pin interrupts functional. LPTMRs, TSI, CMP, 12-bit DAC functional.</td>
<td>Interrupt</td>
</tr>
<tr>
<td>LLS (Low Leakage Stop)</td>
<td>State retention power mode. LLWU, LPTMRs, TSI, CMP, 12-bit DAC functional. All RAM and 32-byte Register File powered.</td>
<td>LLWU interrupt</td>
</tr>
<tr>
<td>VLLS3 (Very Low Leakage Stop3)</td>
<td>LLWU, LPTMRs, TSI, CMP, 12-bit DAC functional. All RAM and 32-byte Register File powered.</td>
<td>Wakeup reset</td>
</tr>
<tr>
<td>VLLS2 (Very Low Leakage Stop2)</td>
<td>LLWU, LPTMRs, TSI, CMP, 12-bit DAC functional. Portion of RAM powered off. 32-byte Register File powered.</td>
<td>Wakeup reset</td>
</tr>
<tr>
<td>VLLS1 (Very Low Leakage Stop1)</td>
<td>LLWU, LPTMRs, TSI, CMP, 12-bit DAC functional. All RAM powered off. 32-byte Register File powered.</td>
<td>Wakeup reset</td>
</tr>
</tbody>
</table>

1. Some peripherals, such as the UARTs, use the system clock.

The following table summarizes the operation of each module in the low power modes.

<table>
<thead>
<tr>
<th>Module</th>
<th>STOP</th>
<th>VLPR</th>
<th>VLPW</th>
<th>VLPS</th>
<th>LLS</th>
<th>VLLSx</th>
</tr>
</thead>
<tbody>
<tr>
<td>System peripherals</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CPU clock</td>
<td>OFF</td>
<td>2 MHz maximum</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>System clock</td>
<td>OFF</td>
<td>2 MHz maximum</td>
<td>2 MHz maximum</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
</tbody>
</table>

Table continues on the next page...
### Table 7. Module operation in low power modes (continued)

<table>
<thead>
<tr>
<th>Module</th>
<th>STOP</th>
<th>VLPR</th>
<th>VLPW</th>
<th>VLPS</th>
<th>LLS</th>
<th>VLLSx</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus clock</td>
<td>OFF</td>
<td>1 MHz maximum</td>
<td>1 MHz maximum</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>LLWU¹</td>
<td>Static</td>
<td>Static</td>
<td>Static</td>
<td>Static</td>
<td>FF</td>
<td>FF</td>
</tr>
<tr>
<td>DMA</td>
<td>Static</td>
<td>FF</td>
<td>FF</td>
<td>Static</td>
<td>Static</td>
<td>OFF</td>
</tr>
</tbody>
</table>

#### Power management

<table>
<thead>
<tr>
<th>Feature</th>
<th>STOP</th>
<th>VLPR</th>
<th>VLPW</th>
<th>VLPS</th>
<th>LLS</th>
<th>VLLSx</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus clock</td>
<td>OFF</td>
<td>1 MHz maximum</td>
<td>1 MHz maximum</td>
<td>OFF</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>LLWU¹</td>
<td>Static</td>
<td>Static</td>
<td>Static</td>
<td>Static</td>
<td>FF</td>
<td>FF</td>
</tr>
<tr>
<td>DMA</td>
<td>Static</td>
<td>FF</td>
<td>FF</td>
<td>Static</td>
<td>Static</td>
<td>OFF</td>
</tr>
</tbody>
</table>

#### Memory and memory interfaces

<table>
<thead>
<tr>
<th>Feature</th>
<th>STOP</th>
<th>VLPR</th>
<th>VLPW</th>
<th>VLPS</th>
<th>LLS</th>
<th>VLLSx</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flash memory and FlexNVM</td>
<td>Powered</td>
<td>1 MHz maximum access; no programming</td>
<td>Low power</td>
<td>Low power</td>
<td>OFF</td>
<td>OFF</td>
</tr>
<tr>
<td>RAM1: 1 KB</td>
<td>Powered</td>
<td>Powered</td>
<td>Powered</td>
<td>Powered</td>
<td>Powered</td>
<td>Powered in VLLS3 and VLLS2</td>
</tr>
<tr>
<td>RAM2: 7 KB</td>
<td>Powered</td>
<td>Powered</td>
<td>Powered</td>
<td>Powered</td>
<td>Powered</td>
<td>Powered in VLLS3, optionally powered in VLLS2</td>
</tr>
<tr>
<td>RAM3: 0 KB, 8 KB, or 24 KB²</td>
<td>Powered</td>
<td>Powered</td>
<td>Powered</td>
<td>Powered</td>
<td>Powered</td>
<td>Powered in VLLS3</td>
</tr>
<tr>
<td>FlexRAM</td>
<td>Powered</td>
<td>Powered³</td>
<td>Powered</td>
<td>Powered</td>
<td>Powered</td>
<td>OFF⁴</td>
</tr>
<tr>
<td>Register file</td>
<td>Powered</td>
<td>Powered</td>
<td>Powered</td>
<td>Powered</td>
<td>Powered</td>
<td>Powered</td>
</tr>
<tr>
<td>Mini-FlexBus</td>
<td>Static</td>
<td>FF</td>
<td>FF</td>
<td>Static</td>
<td>Static</td>
<td>OFF</td>
</tr>
<tr>
<td>EzPort</td>
<td>Disabled</td>
<td>Disabled</td>
<td>Disabled</td>
<td>Disabled</td>
<td>Disabled</td>
<td>Disabled</td>
</tr>
</tbody>
</table>

#### Clocks

<table>
<thead>
<tr>
<th>Feature</th>
<th>STOP</th>
<th>VLPR</th>
<th>VLPW</th>
<th>VLPS</th>
<th>LLS</th>
<th>VLLSx</th>
</tr>
</thead>
<tbody>
<tr>
<td>MCG</td>
<td>Static: IRC optional; PLL optionally on but gated</td>
<td>2 MHz IRC⁵</td>
<td>2 MHz IRC</td>
<td>Static: no clock output</td>
<td>Static: no clock output</td>
<td>OFF</td>
</tr>
<tr>
<td>OSCx (high range)</td>
<td>ERCLK optional</td>
<td>ERCLK limited to 4 MHz crystal</td>
<td>ERCLK limited to 4 MHz crystal</td>
<td>ERCLK limited to 4 MHz crystal</td>
<td>ERCLK optional</td>
<td>ERCLK optional</td>
</tr>
<tr>
<td>OSCx (32 kHz)</td>
<td>FF</td>
<td>FF</td>
<td>FF</td>
<td>FF</td>
<td>FF</td>
<td>FF</td>
</tr>
<tr>
<td>1 kHz LPO</td>
<td>ON</td>
<td>ON</td>
<td>ON</td>
<td>ON</td>
<td>ON</td>
<td>ON</td>
</tr>
</tbody>
</table>

#### System security and integrity

<table>
<thead>
<tr>
<th>Feature</th>
<th>STOP</th>
<th>VLPR</th>
<th>VLPW</th>
<th>VLPS</th>
<th>LLS</th>
<th>VLLSx</th>
</tr>
</thead>
<tbody>
<tr>
<td>CRC</td>
<td>Static</td>
<td>FF</td>
<td>FF</td>
<td>Static</td>
<td>Static</td>
<td>OFF</td>
</tr>
<tr>
<td>RNGB</td>
<td>Static</td>
<td>FF</td>
<td>FF</td>
<td>Static</td>
<td>Static</td>
<td>OFF</td>
</tr>
<tr>
<td>CAU</td>
<td>Static</td>
<td>FF</td>
<td>FF</td>
<td>Static</td>
<td>Static</td>
<td>OFF</td>
</tr>
<tr>
<td>COP</td>
<td>Static</td>
<td>FF</td>
<td>FF</td>
<td>Static</td>
<td>Static</td>
<td>OFF</td>
</tr>
</tbody>
</table>

#### Analog

<table>
<thead>
<tr>
<th>Feature</th>
<th>STOP</th>
<th>VLPR</th>
<th>VLPW</th>
<th>VLPS</th>
<th>LLS</th>
<th>VLLSx</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADC</td>
<td>ADC internal clock only</td>
<td>FF</td>
<td>FF</td>
<td>ADC internal clock only</td>
<td>Static</td>
<td>OFF</td>
</tr>
</tbody>
</table>

*Table continues on the next page...*
Table 7. Module operation in low power modes (continued)

<table>
<thead>
<tr>
<th>Module</th>
<th>STOP</th>
<th>VLPR</th>
<th>VLPW</th>
<th>VLPS</th>
<th>LLS</th>
<th>VLLSx</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMP</td>
<td>HS or LS</td>
<td>FF</td>
<td>FF</td>
<td>HS or LS</td>
<td>LS compare(^6)</td>
<td>LS compare(^7,8)</td>
</tr>
<tr>
<td>6-bit DAC</td>
<td>Static</td>
<td>FF</td>
<td>FF</td>
<td>Static</td>
<td>Static</td>
<td>Static</td>
</tr>
<tr>
<td>(integrated with CMP)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VREF</td>
<td>FF</td>
<td>FF</td>
<td>FF</td>
<td>FF</td>
<td>Static</td>
<td>OFF</td>
</tr>
<tr>
<td>12-bit DAC</td>
<td>Static</td>
<td>FF</td>
<td>FF</td>
<td>Static</td>
<td>Static</td>
<td>Static</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Timers</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>FTM</td>
<td>Static</td>
<td>FF</td>
<td>FF</td>
<td>Static</td>
<td>Static</td>
<td>OFF</td>
</tr>
<tr>
<td>MTIM</td>
<td>Static</td>
<td>FF</td>
<td>FF</td>
<td>Static</td>
<td>Static</td>
<td>OFF</td>
</tr>
<tr>
<td>PDB</td>
<td>Static</td>
<td>FF</td>
<td>FF</td>
<td>Static</td>
<td>Static</td>
<td>OFF</td>
</tr>
<tr>
<td>LPTMR</td>
<td>FF</td>
<td>FF</td>
<td>FF</td>
<td>FF</td>
<td>FF</td>
<td>FF</td>
</tr>
<tr>
<td>CMT</td>
<td>Static</td>
<td>FF</td>
<td>FF</td>
<td>Static</td>
<td>Static</td>
<td>OFF</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Communication interfaces</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>UART</td>
<td>Static, wakeup on edge</td>
<td>125 kbps</td>
<td>125 kbps</td>
<td>Static, wakeup on edge</td>
<td>Static</td>
<td>OFF</td>
</tr>
<tr>
<td>SPI</td>
<td>Static</td>
<td>FF</td>
<td>FF</td>
<td>Static</td>
<td>Static</td>
<td>OFF</td>
</tr>
<tr>
<td>I²C</td>
<td>Static, address match wakeup</td>
<td>50 kbps</td>
<td>50 kbps</td>
<td>Static, address match wakeup</td>
<td>Static</td>
<td>OFF</td>
</tr>
<tr>
<td>USB FS/LS</td>
<td>Static</td>
<td>FF</td>
<td>FF</td>
<td>Static</td>
<td>Static</td>
<td>OFF</td>
</tr>
<tr>
<td>USB DCD</td>
<td>Static</td>
<td>FF</td>
<td>FF</td>
<td>Static</td>
<td>Static</td>
<td>OFF</td>
</tr>
<tr>
<td>I²S/SAI</td>
<td>FF with external clock(^8)</td>
<td>Maximum 2 Mbps</td>
<td>Maximum 2 Mbps</td>
<td>Maximum 2 Mbps(^9)</td>
<td>Static</td>
<td>OFF</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Human-machine interface (HMI)</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>EGPIO</td>
<td>Wakeup</td>
<td>FF</td>
<td>FF</td>
<td>Wakeup</td>
<td>Static, pins latched</td>
<td>OFF, pins latched</td>
</tr>
<tr>
<td>RGPIO</td>
<td>Static</td>
<td>FF</td>
<td>FF</td>
<td>Static</td>
<td>Static</td>
<td>OFF</td>
</tr>
<tr>
<td>TSI</td>
<td>Wakeup</td>
<td>FF</td>
<td>FF</td>
<td>Wakeup</td>
<td>Wakeup(^10)</td>
<td>Wakeup(^10)</td>
</tr>
<tr>
<td>IRQ</td>
<td>Wakeup</td>
<td>FF</td>
<td>FF</td>
<td>Wakeup</td>
<td>Static, pins latched</td>
<td>OFF, pins latched</td>
</tr>
</tbody>
</table>

1. Using the LLWU module, the external pins available for this MCU do not require the associated peripheral function to be enabled. The only requirement is for the function controlling the pin (GPIO or peripheral) to be configured as an input to allow a transition to occur to the LLWU.
2. For the RAM3 size on a particular device, refer to the total RAM size provided in Feature Summary by Package.
3. In VLPR mode, FlexRAM enabled as EEPROM is not writable (writes are ignored) but can be read. There are no access restrictions in VLPR mode for FlexRAM configured as traditional RAM.
4. FlexRAM is always powered off in VLLSx modes.
5. Before executing an entry to VLPR mode, the MCG must be in one of two of its operating modes, each with a particular clock source selected:
   • Either the MCG must be in its BLPE operating mode with only the low gain oscillator selected, or
   • The MCG must be in its BLPI operating mode with only the 2 MHz IRC selected.
6. The CMP in stop or VLPS mode supports high speed or low speed, external pin-to-pin or external pin-to-DAC compares. Windowed, sampled, and filtered modes of operation are not available in stop, VLPS, LLS, or VLLSx modes.
7. The CMP in LLS or VLLSx mode supports only low speed, external pin-to-pin or external pin-to-DAC compares. Windowed, sampled, and filtered modes of operation are not available in stop, VLPS, LLS, or VLLSx modes.
8. In VLLSx modes, the CMP0_OUT signal is gated until after MCU recovery.
9. Use an externally generated bit clock or an externally generated audio master clock (including EXTAL).
10. TSI wakeup from LLS and VLLSx modes is limited to a single selectable pin.

NOTE
- ON means the module is operational by default in the designated power mode.
- FF means "full functionality." The user has the option to enable the module's operation in the designated power mode. In VLPR and VLPW modes, the system frequency might limit some modules.
- Static means the digital modules' register states and associated memories are held.
- Powered means memory is powered to retain contents.
- Low power means flash has a low power state that retains configuration registers to support faster wakeup.
- Wakeup means the module can serve as a wakeup source for the chip.
- OFF means the module is powered off and is in a reset state upon wakeup.

4.4 Module-by-Module Feature List
These descriptions extend the feature summaries.

4.4.1 Core and System

4.4.1.1 32-bit Version 1 ColdFire Central Processing Unit (CPU)
- Up to 50 MHz V1 Coldfire CPU from 1.71 V to 3.6 V across temperature range of –40ºC to 105ºC
- Two-stage instruction fetch pipeline (IFP) (plus optional instruction buffer stage)
- Two-stage operand execution pipeline (OEP)
- Dhrystone 2.1 performance:
  - 1.10 DMIPS per MHz performance when running from internal RAM
  - 0.99 DMIPS per MHz when running from flash
- Implements instruction set architecture C (ISA_C)
- EMAC and hardware DIV modules

4.4.1.2 Debug
- Integrated ColdFire DEBUG_Rev_B+ interface with single wire BDM connection
- Real-time debug support, with six hardware breakpoints (four PC, one address pair, and one data) that can be configured into 1- or 2-level triggers and can be configured to halt the processor or generate debug interrupt
- Capture of compressed processor status and debug data into on-chip trace buffer provides program (and optional slave bus data) trace capabilities
- On-chip trace buffer provides programmable start/stop recording conditions
- Debug resources are accessible via single-pin BDM interface or the privileged WDEBUG instruction

4.4.1.3 V1 ColdFire Interrupt Controller (CF1_INTC)
- Support for up to 44 peripheral I/O interrupt requests and 7 software interrupt requests (1 per level)
• Fixed association between interrupt request source and level plus priority; up to two requests can be remapped to the highest maskable level plus priority
• Unique vector number for each interrupt source
• Support for service routine interrupt acknowledge (software IACK) read cycles for improved system performance

4.4.1.4 Crossbar Switch

• Hardware interconnect matrix interfacing bus masters to bus slaves
• Two-stage pipelined system bus protocol
• Support for concurrent data transfers to all crossbar slave targets
• Programmable fixed priority or round robin arbitration

4.4.1.5 DMA Controller

• Four independently programmable DMA controller channels provides the means to directly transfer data between system memory and I/O peripherals
• DMA controller is capable of functioning in run and wait modes of operation
• Dual-address transfers via 32-bit master connection to the system bus
• Data transfers in 8-, 16-, or 32-bit blocks
• Continuous-mode or cycle-steal transfers from software or peripheral initiation
• One programmable input selected from 16 possible peripheral requests per channel

4.4.2 Power Management

4.4.2.1 Power Management Controller (PMC)

• Separate digital (regulated) and analog (referenced to digital) supply outputs
• Programmable low power modes
• No output supply decoupling capacitors required
• Wake-up from low power modes via internal modules and external inputs
• Integrated Power-on Reset (POR) providing brownout detection in all power modes
• Integrated Low Voltage Detect (LVD) with reset capability
• Selectable LVD trip points
• Programmable Low Voltage Warning (LVW) interrupt capability
• Buffered bandgap reference voltage output
• Factory programmed trim for bandgap and LVD
• 1 kHz Low Power Oscillator (LPO)

4.4.2.2 Voltage Regulator (VREG)

• 3.3 V regulated output can power MCU main power supply
• Output pin from regulator can power external board components and source up to 120 mA maximum
• Eliminates cost of external LDO
• For devices with integrated USB controller:
  • 5 V regulator input typically provided by USB VBUS power
  • 3.3 V regulated output powers on-chip USB transceiver
4.4.3 Memory and Memory Interfaces

4.4.3.1 On-Chip Memory

- Up to 160 KB flash memory read/program/erase over full operating voltage and temperature
  - Up to 128 KB program flash array
  - FlexMemory for additional data/program space or up to 2 KB enhanced EEPROM
    - 32 KB FlexNVM
    - 2 KB FlexRAM (can be used as normal RAM if enhanced EEPROM is not used)
- Separate block protection for standard flash array and FlexMemory (including data and EEPROM)
- Up to 32 KB random access memory (RAM)
- 32-byte register file, powered in all modes
- Security circuitry to prevent unauthorized access to RAM and flash contents

4.4.3.2 External Bus Interface (Mini-FlexBus)

- Two independent, user-programmable chip-select signals that can gluelessly interface with external RAM, PROM, EPROM, EEPROM, flash, and other peripherals
- 8-bit and 16-bit port sizes with configuration for multiplexed or nonmultiplexed address and data buses
- Byte, word, and longword transfers
- Programmable address-setup time with respect to the assertion of chip select
- Programmable address-hold time with respect to the negation of chip select and transfer direction

4.4.4 Clocks

- Frequency-locked loop (FLL)
  - Digitally controlled oscillator (DCO) with programmable frequency range
  - Option to program DCO frequency for a 32.768 kHz external reference clock source
  - Internal or external reference clock can be used to control the FLL
- Phase-locked loop (PLL)
  - Voltage-controlled oscillator (VCO)
  - External reference clock is used as the PLL source
  - Modulo VCO frequency divider phase/frequency detector
  - Integrated loop filter
- Internal reference clock (IRC) generator
  - 32 kHz low range clock with 9 trim bits for accuracy
  - 2 MHz fast clock with 3 trim bits
  - Low range clock can be used to control the FLL
  - Low range or fast clock can be selected as MCU’s clock source
  - Can be used as a clock source for other on-chip peripherals
- External clock (ERCLK) from the Crystal Oscillator (XOSC)
  - Can be used as the FLL and/or PLL source
  - Can be selected as the clock source for the MCU
- External clock monitor with reset request capability
- Lock detector with interrupt request capability for use with the PLL
- Auto Trim Machine (ATM) for trimming both the low range and fast internal reference clocks
- Reference dividers for both the FLL and PLL are provided
- Clock source selected can be divided down by 1, 2, 4, 8, or 16
4.4.5 System Security and Integrity

4.4.5.1 Cryptographic Acceleration Unit (CAU)

- Tightly coupled execution unit accessed with ColdFire coprocessor instructions
- Hardware acceleration of the following cryptographic algorithms: DES, AES-128, AES-192, AES-256, MD5, SHA-1, and SHA-256 (enables more complex algorithms such as 3DES with software encryption libraries that use these basic hardware security blocks)
- Simple, flexible programming model; very efficient ASM library is provided
- ColdFire CAU Software Library: available at http://freescale.com

4.4.5.2 Random Number Generator (RNGB)

- National Institute of Standards and Technology (NIST)-capable pseudo-random number generator (reference: http://csrc.nist.gov)
- Support for the key generation algorithm defined in the Digital Signature Standard (reference: http://www.itl.nist.gov/fipspubs/fip186.htm)
- Integrated entropy sources capable of providing the RNGB with entropy for its seed

4.4.5.3 Cyclic Redundancy Check (CRC)

- Hardware CRC generator circuit using 16-bit or 32-bit (programmable) shift register
- Programmable initial seed value and polynomial
- Error detection for all single, double, and odd errors as well as most multibit errors
- Optional feature to transpose input data and CRC result via transpose register (required for certain CRC standards)
- Final XOR of the output (some CRCs have final XOR of their checksum with protocol-specified value)

4.4.5.4 COP Watchdog Module

- Independent clock source input (independent from CPU/bus clock)
- Choice between two clock sources:
  - LPO oscillator
  - Bus clock

4.4.6 Analog

4.4.6.1 16-bit Successive Approximation Analog-to-Digital Converter (ADC)

- Linear successive approximation algorithm with up to 16-bit resolution
- Output modes:
  - Differential 16-bit, 13-bit, 11-bit, and 9-bit modes, in two’s complement 16-bit sign-extended format
  - Single-ended 16-bit, 12-bit, 10-bit, and 8-bit modes, in right-justified unsigned format
- Single or continuous conversion
- Configurable sample time and conversion speed/power
- Conversion complete and hardware average complete flag and interrupt
• Input clock selectable from up to four sources
• Operation in low power modes for lower noise operation
• Asynchronous clock source for lower noise operation with option to output the clock
• Selectable asynchronous hardware conversion trigger with hardware channel select
• Automatic compare with interrupt for various programmable values
• Temperature sensor
• Hardware average function
• Selectable voltage reference
• Self-calibration mode

4.4.6.2 12-bit Successive Approximation Analog-to-Digital Converter (ADC)

• Linear successive approximation algorithm with up to 12-bit resolution
• Single-ended 12-bit, 10-bit, and 8-bit modes, in right-justified unsigned format
• Single or continuous conversion
• Configurable sample time and conversion speed/power
• Conversion complete and hardware average complete flag and interrupt
• Input clock selectable from up to four sources
• Operation in low power modes for lower noise operation
• Asynchronous clock source for lower noise operation with option to output the clock
• Selectable asynchronous hardware conversion trigger with hardware channel select
• Automatic compare with interrupt for various programmable values
• Temperature sensor
• Hardware average function
• Selectable voltage reference
• Self-calibration mode

4.4.6.3 High-Speed Comparator (CMP)

• Up to eight selectable comparator inputs; each input can be compared with any input by any polarity sequence
• Selectable inversion on comparator output
• Comparator output supports:
  • Sampled
  • Windowed (ideal for certain PWM zero-crossing-detection applications)
  • Digitally filtered using external sample signal or scaled peripheral clock
• Selectable interrupt on rising edge, falling edge, or either rising or falling edges of comparator output
• Two performance modes:
  • Shorter propagation delay at the expense of higher power
  • Low power, with longer propagation delay
• Operational in all MCU power modes

4.4.6.3.1 6-bit Digital-to-Analog Converter (DAC)

• Integrated on high-speed comparator
• 6-bit resolution
• On-chip programmable reference generator output
• Selectable supply reference source
• Operational in all MCU power modes
4.4.6.4 12-bit Digital-to-Analog Converter (DAC)

- 12-bit resolution
- Guaranteed 6-sigma monotonicity over input word
- High-speed and low-speed conversions: 1 µs conversion rate for high speed, 2 µs for low speed
- Power-down mode
- Choice of asynchronous or synchronous updates
- Automatic mode allows the DAC to generate its own output waveforms including square, triangle, and sawtooth
- Automatic mode allows programmable period, update rate, and range
- DMA support with configurable watermark level

4.4.6.5 Voltage Reference (VREF)

- Programmable trim register with 0.5 mV steps, automatically loaded with room temperature value upon reset
- Programmable mode selection:
  - Off
  - Bandgap out (or stabilization delay)
  - Low-power buffer mode
  - Tight-regulation buffer mode
- 1.2 V output at room temperature
- Dedicated output pin

4.4.7 Timers

4.4.7.1 FlexTimer (FTM)

- Selectable FTM source clock
- Programmable prescaler
- 16-bit counter supporting free-running or initial/final value, and counting is up or up-down
- Input capture, output compare, and edge-aligned and center-aligned PWM modes
- Input capture and output compare modes
- Operation of FTM channels as pairs with equal outputs, pairs with complementary outputs, or independent channels with independent outputs
- Deadtime insertion is available for each complementary pair
- Generation of hardware triggers
- Software control of PWM outputs
- Configurable channel polarity
- Programmable interrupt on input capture, reference compare, overflowed counter, or detected fault condition

4.4.7.2 Carrier Modulator Transmitter (CMT)

- Four modes of operation
  - Time with independent control of high and low times
  - Baseband
  - Frequency shift key (FSK)
  - Direct software control of IRO pin
- Extended space operation in time, baseband, and FSK modes
- Selectable input clock divide
- Interrupt on end of cycle
4.4.7.3 Programmable Delay Block (PDB)

- 16-bit resolution with prescaler
- Positive transition of trigger event signal initiates the counter
- Supports two triggered delay outputs signals, each with an independently controlled delay from the trigger event
- Outputs can be ORed together to schedule two conversions from one input trigger event
- Outputs can schedule precise edge placement for a pulsed output. This feature is used to generate the control signal for the CMP's windowing feature and output to a package pin if needed for applications, such as critical conductive mode power factor correction.
- Continuous-pulse output or single-shot mode supported
- Supports bypass mode
- Each output is independently enabled
- Seven possible trigger events

4.4.7.4 Modulo Timer (MTIM)

- 16-bit up-counter
  - Free-running or 16-bit modulo
  - Software controllable interrupt on overflow
  - Counter reset bit (TRST)
  - Counter stop bit (TSTP)
- Four software selectable clock sources for input to prescaler:
  - System bus clock — rising edge
  - Fixed frequency clock (XCLK) — rising edge
  - External clock source on the TCLK pin — rising edge
  - External clock source on the TCLK pin — falling edge
- Nine selectable clock prescale values:
  - Clock source divide by 1, 2, 4, 8, 16, 32, 64, 128, or 256

4.4.7.5 Low Power Timer (LPT)

- Operation as timer or pulse counter
- Selectable clock for prescaler/glitch filter
  - 1 kHz internal LPO
  - External low power crystal oscillator
  - Internal reference clock (not available in low leakage power modes)
  - Secondary external reference clock (for example, 32 kHz crystal)
- Configurable glitch filter or prescaler with 5-bit counter
- Interrupt generated on timer compare
- Hardware trigger generated on timer compare

4.4.8 Communication Interfaces

4.4.8.1 USB On-the-Go Controller

- USB 1.1 and 2.0 compliant full-speed device/Host controller
• On-the-Go protocol logic
• 16 bidirectional endpoints
• DMA or FIFO data stream interfaces
• Low-power consumption

4.4.8.2 **USB Device Charge Detect (DCD)**

- Compliant with the latest industry standard specification, USB Battery Charging Specification, Revision 1.1
- Compatible with systems powered from:
  - Rechargeable battery
  - Nonrechargeable battery
  - External 3.3 V LDO regulator powered from USB or directly from USB using internal regulator
- Programmable event timers for flexibility and better compatibility with future updates to the standards
- Minimal configuration required:
  - Set the clock frequency and enable the module
  - Preprogrammed default values ensure compatibility with the USB Battery Charging Specification, Revision 1.1

4.4.8.3 **Inter-IC Sound (I2S) / Synchronous Audio Interface (SAI)**

- Support for full-duplex serial interfaces with frame synchronization such as I²S, AC97, and CODEC/DSP interfaces
- Two independent bit clock / frame sync pairs
- Four software configurable transmit or receive channels that can be software allocated to any bit clock / frame sync pair
- Independent 16 word x 32-bit FIFO per channel
- Graceful restart after FIFO Error
- Operation in stop modes

4.4.8.4 **Universal Asynchronous Receiver/Transmitter (UART)**

- Support for ISO 7816 protocol for interfacing with smart cards
- Full-duplex operation
- Standard mark/space non-return-to-zero (NRZ) format
- 13-bit baud rate selection with fractional divide of 32
- Programmable 8-bit or 9-bit data format
- Separately enabled transmitter and receiver
- Programmable transmitter output polarity
- Programmable receive input polarity
- 13-bit break character option
- 11-bit break character detection option
- Parameterizable buffer support for one dataword for each transmit and receive
- Independent FIFO structure for transmit and receive
- Two receiver wakeup methods:
  - Idle line wakeup
  - Address mark wakeup
- Address match feature in receiver to reduce address mark wakeup ISR overhead
- Ability to select MSB or LSB to be first bit on wire
- Hardware flow control support for request to send (RTS) and clear to send (CTS) signals
- Interrupt-driven operation with 11 flags:
  - Transmitter data buffer at or below watermark
  - Transmission complete
  - Receiver data buffer at or above watermark
  - Idle receiver input
  - Receiver overrun
4.4.8.5 Inter-Integrated Circuit (I2C)

- Compatible with I²C bus standard and SMBus Specification Version 2 features
- Up to 100 kbps with maximum bus loading
- Multimaster operation
- Software programmable for one of 64 different serial clock frequencies
- Programmable slave address and glitch input filter
- Interrupt driven byte-by-byte data transfer or DMA support
- Arbitration lost interrupt with automatic mode switching from master to slave
- Calling address identification interrupt
- Bus busy detection broadcast and 10-bit address extension
- Address matching causes wakeup when processor is in low power modes

4.4.8.6 Serial Peripheral Interface (SPI)

- Master and slave mode
- Full-duplex, three-wire synchronous transfers
- Programmable transmit bit rate
- Double-buffered transmit and receive data registers
- Serial clock phase and polarity options
- Slave select output
- Mode fault error flag with CPU interrupt capability
- Control of SPI operation during wait mode
- Selectable MSB-first or LSB-first shifting
- Programmable 8-bit or 16-bit data transmission length
- Receive data buffer hardware match feature
- 64-bit FIFO mode for high speed transfers of large amounts of data (SPI0 only)
- Support for both transmit and receive by DMA

4.4.9 Human-Machine Interface (HMI)

4.4.9.1 Touch Sensing Input (TSI)

- Support for as many as 16 input capacitive touch sensing pins with individual result registers
- Automatic detection of Electrode Capacitance Change with programmable upper and lower threshold
- Automatic periodic scan unit with different duty cycles for run and low power modes
- Full support (with Freescale's touch sensing software library suite) for implementing keypads, rotaries, and sliders
- Operation across all low power modes: wait, stop, VLPR, VLPW, VLPS, LLS, VLLSx
- Capability to wake MCU from low power modes
• Configurable interrupts:
  • End-of-Scan or Out-of-Range interrupt
  • TSI Error Interrupts: pad short to Vdd/Vss or Conversion Overrun
• Standalone operation not requiring any external crystal even in low power modes
• Configurable integration of each electrode capacitance measurement from 1 to 32 times
• Programmable Electrode Oscillator and TSI Reference Oscillator for high sensitivity, small scan time, and low power functionality
• Only one pin per electrode implementation with no external hardware required

4.4.9.2 Enhanced General Purpose Input/Output (EGPIO)

• Programmable glitch filter on up to 16 input pins and interrupt with selectable polarity on all input pins
• Hysteresis and configurable pullup/pulldown device on all input pins
• Configurable slew rate and drive strength on all output pins
• Independent pin value register to read logic level on digital pin

4.4.9.3 Rapid General Purpose Input/Output (RGPIO)

• Package pin toggle rates typically faster than comparable pins mapped onto peripheral bus
• 16 bits of high-speed GPIO functionality in memory-mapped device connected to the ColdFire core's local 32-bit bus
  • All reads and writes complete in a single data phase cycle for zero wait-state response
  • Data bits can be accessed directly or via alternate addresses to provide set, clear, and toggle functions
  • Unique data direction and pin enable control registers

5 Developer Environment

Freescale's ColdFire products are supported by a widespread, established network of tools and third party developers and software vendors. The ColdFire+ MCU families take advantage of these and similar development resources.

5.1 Freescale's Tower System Support

Freescale’s Tower System is a modular development platform for 8-bit, 16-bit, and 32-bit microcontrollers that enables advanced development through rapid prototyping. Featuring multiple development boards or modules, the Tower System provides designers with building blocks for entry-level to advanced microcontroller development.
The Freescale Tower System

Primary Elevator
- Common serial and expansion bus signals
- Two 2x80 connectors on backside for easy signal access and side-mounting board (i.e. LCD module)
- Power regulation circuitry
- Standardized signal assignments

Board Connectors
- Four card-edge connectors
- Uses PCI Express® connectors (x16, 90 mm/3.5” long, 164 pins)

MCU/MPU Module
- Tower controller board
- Works stand-alone or in Tower System
- Features new on-board debug interface for easy programming and debugging via mini-B USB cable

Secondary Elevator
- Additional serial and expansion buses and peripheral interfaces

Peripheral Module
- (i.e. serial, prototype, etc.)

Size
- Tower is approx. 3.5” H x 3.5” W x 3.5” D when fully assembled

Figure 3. Freescale’s Tower System

Table 8. Tower Modules for ColdFire+ MCU Families

<table>
<thead>
<tr>
<th>Microcontroller Modules</th>
<th>Features</th>
</tr>
</thead>
<tbody>
<tr>
<td>ColdFire+ JF Family MCU Module</td>
<td>JF family 128 KB flash MCU in 64 LQFP package</td>
</tr>
<tr>
<td>TWR-MCF51JF</td>
<td>On-board BDM debug interface</td>
</tr>
<tr>
<td>TWR-MCF51JF-KIT (contains TWR-ELEV and TWR-PROTO)</td>
<td>Access to all features</td>
</tr>
<tr>
<td>ColdFire+ QM Family MCU Module</td>
<td>QM family 128 KB flash MCU in 64 LQFP package</td>
</tr>
<tr>
<td>TWR-MCF51QM</td>
<td>On-board BDM debug interface</td>
</tr>
<tr>
<td>TWR-MCF51QM-KIT (contains TWR-ELEV and TWR-PROTO)</td>
<td>Access to all features</td>
</tr>
</tbody>
</table>
5.2 CodeWarrior Development Studio

Freescale's CodeWarrior Development Studio for Microcontrollers v10.x integrates the development tools for the RS08, HCS08, ARM, ColdFire, and ColdFire+ architectures into a single product based on the Eclipse open development platform. Eclipse offers an excellent framework for building software development environments and is becoming a standard framework used by many embedded software vendors.

- Eclipse IDE 3.4
- Build system with optimizing C/C++ compilers for RS08, HCS08, ARM, ColdFire, and ColdFire+ processors
- Extensions to Eclipse C/C++ Development Tools (CDT) to provide sophisticated features to troubleshoot and repair embedded applications

<table>
<thead>
<tr>
<th>Differentiating features</th>
<th>Customer benefits</th>
<th>Details</th>
</tr>
</thead>
</table>
| MCU Change Wizard        | Ability to easily retarget project to a new processor | Simply select a new device (from the same or a different architecture) and select the default connection, and the CodeWarrior tool suite automatically reconfigures the project for the new device with the correct build tools and support files.  
  - Compiler  
  - Assembler  
  - Linker  
  - Header files  
  - Vector tables  
  - Libraries  
  - Linker configuration files |
| Freescale Processor Expert | Problems in hardware layer can be resolved during initial design phase | Combines easy-to-use component-based application creation with an expert knowledge system.  
  - CPU, on-chip peripherals, external peripherals, and software functionality are encapsulated into embedded components  
  - Each component's functionality can be tailored to fit application requirements by modifying the component's properties, methods and events  
  - When the project is built, Processor Expert automatically generates highly optimized embedded C code and places the source files into the project  
  - Graphical user interface: Allows an application to be specified by the functionality needed  
  - Automatic code generator: Creates tested, optimized C code tuned to application needs and the selected Freescale device  
  - Built-in knowledgebase: Immediately flags resource conflicts and incorrect settings, so errors are caught early in design cycle  
  - Component wizard: Allows user-specific, hardware-independent embedded components to be created |
| Trace and profile support for on-chip trace buffers | Sophisticated emulator-like debug capability without additional hardware | The CodeWarrior profiling and analysis tools provide visibility into an application as it runs on the processor to identify operational problems.  
  - Supports architectures with on-chip trace buffers (HCS08, V1 ColdFire, ARM)  
  - Allows tracepoints to be set to enable and disable trace output  
  - Can step through trace data and the corresponding source code simultaneously  
  - Allows trace data to be exported into a Microsoft® Excel® file |
5.3 Freescale's MQX™ Software Solutions

The increasing complexity of industrial applications and expanding functionality of semiconductors are driving embedded developers toward solutions that combine proven hardware and software platforms. These solutions help accelerate time to market and improve application development success.

Freescale Semiconductor offers the MQX real-time operating system (RTOS), with TCP/IP and USB software stacks and peripheral drivers, to customers of ColdFire and ColdFire+ MCUs at no additional charge. The combination of Freescale's MQX software solutions and Freescale's silicon portfolio creates a comprehensive source for hardware, software, tools, and services.

Key benefits of Freescale's MQX RTOS include:

- Small memory footprint: The RTOS was designed for speed and size efficiency in embedded systems. It delivers true real-time performance, with context switching and low-level interrupt routines hand-optimized in assembly.
- Component-based architecture: Provides a fully-functional RTOS core with additional, optional services. Freescale's MQX RTOS includes 25 components (8 core components and 17 optional). Components are linked in only if needed, preventing unused functions from bloating the memory footprint.
- Full and lightweight components: Key components are included in both full and lightweight versions for further control of size, RAM/ROM utilization, and performance options.
- Real-time, priority-based, preemptive multithreading: Allows high-priority threads to meet their deadlines consistently, no matter how many other threads are competing for CPU time.
- Scheduling: Enables faster development time by offloading from developers the task of creating or maintaining an efficient scheduling system and interrupt handling.
- Code reuse: Provides a framework with a simple, intuitive API to build and organize the features across Freescale’s broad portfolio of embedded processors.
- Fast boot sequence: Ensures the application is running quickly after the hardware has been reset.
- Simple Message Passing: Messages can be passed either from a system pool or a private pool, sent with either urgent status or a user-defined priority, and broadcast or task specific. For maximum flexibility, a receiving task can operate on either the same CPU as the sending task or on a different CPU within the same system.

**Figure 5. MQX Customizable Component Set**

### 5.4 Additional Software Stacks Provided

- Complimentary software driver library for the hardware Cryptographic Acceleration Unit (CAU) provides basic encryption for all functions directly supported by the hardware: DES, AES-128, AES-192, AES-256, SHA-1, SHA-256, and MD5
- Complimentary ColdFire/ColdFire+ Digital Signal Processing Library using the EMAC hardware unit
- Complimentary Bare-metal/No OS USB Stack complete with Personal Health Card Device (PHDC), Mass Storage (MSC), Communications Device (CDC), human interface device (HID), and audio classes
- Touch Sensing Software Suite
6 Revision History

The following table summarizes updates since the release of the prior version.

Table 10. Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Substantial Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>08/2012</td>
<td>Removed references to discontinued QF and QH families.</td>
</tr>
<tr>
<td>4</td>
<td>03/2013</td>
<td>Updated 32-bit Version 1 ColdFire Central Processing Unit (CPU) feature list.</td>
</tr>
</tbody>
</table>