1 Introduction

1.1 Document overview

This document provides an overview and describes the features of the Qorivva MPC5601P/2P series of microcontroller units (MCUs). For functional characteristics, refer to the device reference manual. For electrical specifications, pin assignments, and package diagrams, refer to the device data sheet.

1.2 Description

This 32-bit system-on-chip (SoC) automotive microcontroller family is the latest achievement in integrated automotive application controllers. It belongs to an expanding range of automotive-focused products designed to address chassis applications—specifically, electrical hydraulic power steering (EHPS) and electric power steering (EPS)—as well as airbag applications.
This family is one of a series of next-generation integrated automotive microcontrollers based on the Power Architecture® technology.

- The advanced and cost-efficient host processor core of this automotive controller family complies with the Power Architecture embedded category. It operates at speeds of up to 64 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users implementations.

2 Block diagram

Figure 1 shows a top-level block diagram of the MPC5602P microcontroller.
Figure 1. MPC5602P block diagram

Legend:

ADC  Analog-to-digital converter  LINFlex  Serial communication interface (LIN support)
BAM  Boot assist module  MC_CGM  Clock generation module
CRC  Cyclic redundancy check  MC_ME  Mode entry module
CTU  Cross triggering unit  MC_PCU  Power control unit
DSPI  Deserial serial peripheral interface  MC_RGM  Reset generation module
ECSM  Error correction status module  PIT  Periodic interrupt timer
eDMA  Enhanced direct memory access  SIUL  System Integration unit Lite
eTimer  Enhanced timer  SRAM  Static random-access memory
FCU  Fault collection unit  SSCM  System status and configuration module
Flash  Flash memory  STM  System timer module
FlexCAN  Controller area network  SWT  Software watchdog timer
FlexPWM  Flexible pulse width modulation  WKPU  Wakeup unit
FMPLL  Frequency-modulated phase-locked loop  XOSC  External oscillator
INTC  Interrupt controller  XBAR  Crossbar switch
JTAG  JTAG controller

Qorivva MPC5602P Microcontroller Product Brief, Rev. 4.1
Freescale Semiconductor
<table>
<thead>
<tr>
<th>Block</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Analog-to-digital converter (ADC)</td>
<td>Multi-channel, 10-bit analog-to-digital converter</td>
</tr>
<tr>
<td>Boot assist module (BAM)</td>
<td>Block of read-only memory containing VLE code which is executed according to the boot mode of the device</td>
</tr>
<tr>
<td>Clock generation module (MC_CGM)</td>
<td>Provides logic and control required for the generation of system and peripheral clocks</td>
</tr>
<tr>
<td>Controller area network (FlexCAN)</td>
<td>Supports the standard CAN communications protocol</td>
</tr>
<tr>
<td>Cross triggering unit (CTU)</td>
<td>Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT</td>
</tr>
<tr>
<td>Crossbar switch (XBAR)</td>
<td>Supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 32-bit data bus width</td>
</tr>
<tr>
<td>Cyclic redundancy check (CRC)</td>
<td>CRC checksum generator</td>
</tr>
<tr>
<td>Deserial serial peripheral interface (DSPI)</td>
<td>Provides a synchronous serial interface for communication with external devices</td>
</tr>
<tr>
<td>Enhanced Direct Memory Access (eDMA)</td>
<td>Performs complex data transfers with minimal intervention from a host processor via “n” programmable channels</td>
</tr>
<tr>
<td>Enhanced timer (eTimer)</td>
<td>Provides enhanced programmable up/down modulo counting</td>
</tr>
<tr>
<td>Error Correction Status Module (ECSM)</td>
<td>Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes</td>
</tr>
<tr>
<td>External oscillator (XOSC)</td>
<td>Provides an output clock used as input reference for FMPLL_0 or as reference clock for specific modules depending on system needs</td>
</tr>
<tr>
<td>Fault Collection Unit (FCU)</td>
<td>Provides functional safety to the device</td>
</tr>
<tr>
<td>Flash memory</td>
<td>Provides non-volatile storage for program code, constants and variables</td>
</tr>
<tr>
<td>Frequency-modulated phase-locked loop (FMPLL)</td>
<td>Generates high-speed system clocks and supports programmable frequency modulation</td>
</tr>
<tr>
<td>Interrupt controller (INTC)</td>
<td>Provides priority-based preemptive scheduling of interrupt requests</td>
</tr>
<tr>
<td>JTAG controller</td>
<td>Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode</td>
</tr>
<tr>
<td>LINFlex controller</td>
<td>Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load</td>
</tr>
<tr>
<td>Mode entry module (MC_ME)</td>
<td>Provides a mechanism for controlling the device operational mode and mode transition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications</td>
</tr>
<tr>
<td>Periodic interrupt timer (PIT)</td>
<td>Produces periodic interrupts and triggers</td>
</tr>
<tr>
<td>Peripheral bridge (PBRIDGE)</td>
<td>Is the interface between the system bus and on-chip peripherals</td>
</tr>
<tr>
<td>Power control unit (MC_PCU)</td>
<td>Reduces the overall power consumption by disconnecting parts of the device from the power supply via a power switching device; device components are grouped into sections called “power domains” which are controlled by the PCU</td>
</tr>
</tbody>
</table>
3 Device overview

The following sections provide high-level descriptions of the device features.

3.1 Device comparison

Table 2 provides a summary of different members of the MPC5602P family and their features to enable a comparison among the family members and an understanding of the range of functionality offered within this family.

Table 2. MPC5602P device comparison

<table>
<thead>
<tr>
<th>Feature</th>
<th>MPC5601P</th>
<th>MPC5602P</th>
</tr>
</thead>
<tbody>
<tr>
<td>Code flash memory (with ECC)</td>
<td>192 KB</td>
<td>256 KB</td>
</tr>
<tr>
<td>Data flash memory / EE (with ECC)</td>
<td>64 KB</td>
<td></td>
</tr>
<tr>
<td>SRAM (with ECC)</td>
<td>12 KB</td>
<td>20 KB</td>
</tr>
<tr>
<td>Processor core</td>
<td></td>
<td>32-bit e200z0h</td>
</tr>
<tr>
<td>Instruction set</td>
<td>VLE</td>
<td></td>
</tr>
<tr>
<td>CPU performance</td>
<td>0–64 MHz</td>
<td></td>
</tr>
<tr>
<td>FMPLL (frequency-modulated phase-locked loop)</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>INTC (interrupt controller) channels</td>
<td></td>
<td>120</td>
</tr>
</tbody>
</table>

NOTES:
1 AUTOSAR: AUtomotive Open System ARchitecture (see http://www.autosar.org)
3.2 Feature list

- 64 MHz, single issue, 32-bit CPU core complex (e200z0h)
  — Compliant with Power Architecture embedded category
  — Variable Length Encoding (VLE)
- Memory organization
  — Up to 256 KB on-chip Code Flash with ECC
  — 64 (4 x 16) KB for EEPROM emulation (Data Flash), with ECC and erase/program controller
— Up to 20 KB on-chip SRAM with ECC

• Fail-safe protection
  — Programmable watchdog timer
  — Non-maskable interrupt
  — Fault collection unit

• Nexus L1 interface

• Interrupts and events
  — 16 priority level controller
  — Up to 25 external interrupts
  — PIT implements four 32-bit timers
  — 120 interrupts are routed via INTC

• 16-channel eDMA controller

• General purpose I/Os
  — Individually programmable as input, output or special function
  — 37 on 64 LQFP
  — 64 on 100 LQFP

• 1 general purpose eTimer unit
  — 6 timers each with up/down capabilities
  — 16-bit resolution, cascadeable counters
  — Quadrature decode with rotation direction flag
  — Double buffer input capture and output compare

• Communications interfaces
  — 2 LINFlex modules (1× Master/Slave, 1× Master only)
  — 3 DSPI channels with automatic chip select generation (up to 8/4/4 chip selects)
  — 1 FlexCAN interface (2.0B Active) with 32 message buffers
  — 1 safety port based on FlexCAN with 32 message buffers and up to 8 Mbit/s at 64 MHz capability usable as second CAN when not used as safety port

• One 10-bit analog-to-digital converter (ADC)
  — 16 input channels (16 ch on 100 LQFP and 12 ch on 64 LQFP)
  — Conversion time < 1 µs including sampling time at full precision
  — Programmable Cross Triggering Unit (CTU)
  — 4 analog watchdogs with interrupt capability

• On-chip CAN/UART bootstrap loader with Boot Assist Module (BAM)

• 1 FlexPWM unit
  — 8 complementary or independent outputs with ADC synchronization signals
  — Polarity control, reload unit
  — Integrated configurable dead time unit and inverter fault input pins
Device overview

- 16-bit resolution
- Lockable configuration

- Clock generation
  - 4–40 MHz main oscillator
  - 16 MHz internal RC oscillator
  - Software-controlled FMPLL capable of up to 64 MHz

- Voltage supply
  - 3.3 V or 5 V supply for I/Os and ADC
  - On-chip single supply voltage regulator with external ballast transistor

- Operating temperature ranges: –40 to 125 °C or –40 to 105 °C

3.3 Feature details

3.3.1 High performance e200z0 core processor

The e200z0 Power Architecture core provides the following features:

- High performance e200z0 core processor for managing peripherals and interrupts
- Single issue 4-stage pipeline in-order execution 32-bit Power Architecture CPU
- Harvard architecture
- Variable length encoding (VLE), allowing mixed 16- and 32-bit instructions
  - Results in smaller code size footprint
  - Minimizes impact on performance
- Branch processing acceleration using lookahead instruction buffer
- Load/store unit
  - 1-cycle load latency
  - Misaligned access support
  - No load-to-use pipeline bubbles
- Thirty-two 32-bit general purpose registers (GPRs)
- Separate instruction bus and load/store bus Harvard architecture
- Hardware vectored interrupt support
- Reservation instructions for implementing read-modify-write constructs
- Long cycle time instructions, except for guarded loads, do not increase interrupt latency
- Extensive system development support through Nexus debug port
- Non-maskable interrupt support

3.3.2 Crossbar switch (XBAR)

The XBAR multi-port crossbar switch supports simultaneous connections between three master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 32-bit data bus width.
The crossbar allows for two concurrent transactions to occur from any master port to any slave port; but one of those transfers must be an instruction fetch from internal flash memory. If a slave port is simultaneously requested by more than one master port, arbitration logic will select the higher priority master and grant it ownership of the slave port. All other masters requesting that slave port will be stalled until the higher priority master completes its transactions. Requesting masters will be treated with equal priority and will be granted access a slave port in round-robin fashion, based upon the ID of the last master to be granted access.

The crossbar provides the following features:

- 3 master ports:
  - e200z0 core complex instruction port
  - e200z0 core complex Load/Store Data port
  - eDMA
- 3 slave ports:
  - Flash memory (Code and Data)
  - SRAM
  - Peripheral bridge
- 32-bit internal address, 32-bit internal data paths
- Fixed Priority Arbitration based on Port Master
- Temporary dynamic priority elevation of masters

### 3.3.3 Enhanced direct memory access (eDMA)

The enhanced direct memory access (eDMA) controller is a second-generation module capable of performing complex data movements via 16 programmable channels, with minimal intervention from the host processor. The hardware micro architecture includes a DMA engine which performs source and destination address calculations, and the actual data movement operations, along with an SRAM-based memory containing the transfer control descriptors (TCD) for the channels.

The eDMA module provides the following features:

- 16 channels support independent 8-, 16- or 32-bit single value or block transfers
- Supports variable-sized queues and circular queues
- Source and destination address registers are independently configured to either post-increment or to remain constant
- Each transfer is initiated by a peripheral, CPU, or eDMA channel request
- Each eDMA channel can optionally send an interrupt request to the CPU on completion of a single value or block transfer
- DMA transfers possible between system memories, DSPIs, ADC, FlexPWM, eTimer and CTU
- Programmable DMA channel mux allows assignment of any DMA source to any available DMA channel with up to a total of 30 request sources
- eDMA abort operation through software
3.3.4 Flash memory

The MPC5602P provides 320 KB of programmable, non-volatile, flash memory. The non-volatile memory (NVM) can be used for instruction and/or data storage. The flash memory module is interfaced to the system bus by a dedicated flash memory controller. It supports a 32-bit data bus width at the system bus port, and a 128-bit read data interface to flash memory. The module contains a 4-entry, 4 × 128-bit prefetch buffers. Prefetch buffer hits allow no-wait responses. Normal flash memory array accesses are registered and are forwarded to the system bus on the following cycle, incurring 2 wait-states.

The flash memory module provides the following features:

- 320 KB flash memory
  - 6 blocks (32 KB + 2×16 KB + 32 KB + 32 KB + 128 KB) code flash memory
  - 4 blocks (16 KB + 16 KB + 16 KB + 16 KB) data flash memory
  - Full Read-While-Write (RWW) capability between code flash memory and data flash memory
- Four 128-bit wide prefetch buffers to provide single cycle in-line accesses (prefetch buffers can be configured to prefetch code or data or both)
- Typical flash memory access time: no wait-state for buffer hits, 2 wait-states for page buffer miss at 64 MHz
- Hardware managed flash memory writes handled by 32-bit RISC Krypton engine
- Hardware and software configurable read and write access protections on a per-master basis
- Configurable access timing allowing use in a wide range of system frequencies
- Multiple-mapping support and mapping-based block access timing (up to 31 additional cycles) allowing use for emulation of other memory types
- Software programmable block program/erase restriction control
- Erase of selected block(s)
- Read page sizes
  - Code flash memory: 128 bits (4 words)
  - Data flash memory: 32 bits (1 word)
- ECC with single-bit correction, double-bit detection for data integrity
  - Code flash memory: 64-bit ECC
  - Data flash memory: 32-bit ECC
- Embedded hardware program and erase algorithm
- Erase suspend and program abort
- Censorship protection scheme to prevent flash memory content visibility
- Hardware support for EEPROM emulation

3.3.5 Static random access memory (SRAM)

The MPC5602P SRAM module provides a general-purpose memory of up to 20 KB. ECC handling is done on a 32-bit boundary and is completely software compatible with MPC55xx family devices containing an e200z6 core and 64-bit wide ECC.
The SRAM module provides the following features:

- Supports read/write accesses mapped to the SRAM from any master
- Up to 20 KB general purpose SRAM
- Supports byte (8-bit), half word (16-bit), and word (32-bit) writes for optimal use of memory
- Typical SRAM access time: no wait-state for reads and 32-bit writes; 1 wait-state for 8- and 16-bit writes if back-to-back with a read to same memory block

3.3.6 Interrupt controller (INTC)

The interrupt controller (INTC) provides priority-based preemptive scheduling of interrupt requests, suitable for statically scheduled hard real-time systems. The INTC allows the interrupt request servicing of 120 interrupt sources.

For high-priority interrupt requests, the time from the assertion of the interrupt request by the peripheral to the execution of the interrupt service routine (ISR) by the processor has been minimized. The INTC provides a unique vector for each interrupt request source for quick determination of which ISR has to be executed. It also provides a wide number of priorities so that lower priority ISRs do not delay the execution of higher priority ISRs. To allow the appropriate priorities for each source of interrupt request, the priority of each interrupt request is software configurable.

When multiple tasks share a resource, coherent accesses to that resource need to be supported. The INTC supports the priority ceiling protocol (PCP) for coherent accesses. By providing a modifiable priority mask, the priority can be raised temporarily so that all tasks which share the same resource can not preempt each other.

The INTC provides the following features:

- Unique 9-bit vector for each separate interrupt source
- 8 software triggerable interrupt sources
- 16 priority levels with fixed hardware arbitration within priority levels for each interrupt source
- Ability to modify the ISR or task priority: modifying the priority can be used to implement the priority ceiling protocol for accessing shared resources.
- 1 external high priority interrupt (NMI) directly accessing the main core and I/O processor (IOP) critical interrupt mechanism

3.3.7 System status and configuration module (SSCM)

The system status and configuration module (SSCM) provides central device functionality.

The SSCM includes these features:

- System configuration and status
  - Memory sizes/status
  - Device mode and security status
  - Determine boot vector
  - Search code flash for bootable sector
Device overview

— DMA status
- Debug status port enable and selection
- Bus and peripheral abort enable/disable

3.3.8 System clocks and clock generation

The following list summarizes the system clock and clock generation on the MPC5602P:
- Lock detect circuitry continuously monitors lock status
- Loss of clock (LOC) detection for PLL outputs
- Programmable output clock divider (÷1, ÷2, ÷4, ÷8)
- FlexPWM module and eTimer module running at the same frequency as the e200z0h core
- Internal 16 MHz RC oscillator for rapid start-up and safe mode: supports frequency trimming by user application

3.3.9 Frequency-modulated phase-locked loop (FMPLL)

The FMPLL allows the user to generate high speed system clocks from a 4–40 MHz input clock. Further, the FMPLL supports programmable frequency modulation of the system clock. The PLL multiplication factor, output clock divider ratio are all software configurable.

The FMPLL has the following major features:
- Input clock frequency: 4–40 MHz
- Maximum output frequency: 64 MHz
- Voltage controlled oscillator (VCO) in the range from 256 MHz to 512 MHz
- Reduced frequency divider (RFD) for reduced frequency operation without forcing the FMPLL to relock
- Modulation enabled/disabled through software
- Triangle wave modulation
- Programmable modulation depth (±0.25% to ±4% deviation from center frequency): programmable modulation frequency dependent on reference frequency
- Self-clocked mode (SCM) operation

3.3.10 Main oscillator

The main oscillator provides these features:
- Input frequency range: 4–40 MHz
- Crystal input mode or oscillator input mode
- PLL reference
3.3.11 **Internal RC oscillator**

This device has an RC ladder phase-shift oscillator. The architecture uses constant current charging of a capacitor. The voltage at the capacitor is compared by the stable bandgap reference voltage.

The RC oscillator provides these features:
- Nominal frequency 16 MHz
- ±5% variation over voltage and temperature after process trim
- Clock output of the RC oscillator serves as system clock source in case loss of lock or loss of clock is detected by the PLL
- RC oscillator is used as the default system clock during startup

3.3.12 **Periodic interrupt timer (PIT)**

The PIT module implements these features:
- 4 general-purpose interrupt timers
- 32-bit counter resolution
- Clocked by system clock frequency
- Each channel usable as trigger for a DMA request

3.3.13 **System timer module (STM)**

The STM implements these features:
- One 32-bit up counter with 8-bit prescaler
- Four 32-bit compare channels
- Independent interrupt source for each channel
- Counter can be stopped in debug mode

3.3.14 **Software watchdog timer (SWT)**

The SWT has the following features:
- 32-bit time-out register to set the time-out period
- Programmable selection of window mode or regular servicing
- Programmable selection of reset or interrupt on an initial time-out
- Master access protection
- Hard and soft configuration lock bits
- Reset configuration inputs allow timer to be enabled out of reset

3.3.15 **Fault collection unit (FCU)**

The FCU provides an independent fault reporting mechanism even in case the CPU is misbehaving.

The FCU module has the following features:
Device overview

- FCU status register reporting the device status
- Continuous monitoring of critical fault signals
- User selection of critical signals from different fault sources inside the device
- Critical fault events trigger 2 external pins (user selected signal protocol) that can be used externally to reset the device and/or other circuitry (for example, a safety relay)
- Faults are latched into a register

3.3.16 System integration unit – Lite (SIUL)

The MPC5602P SIUL controls MCU pad configuration, external interrupt, general purpose I/O (GPIO), and internal peripheral multiplexing.

The pad configuration block controls the static electrical characteristics of I/O pins. The GPIO block provides uniform and discrete input/output control of the I/O pins of the MCU.

The SIUL provides the following features:

- Centralized general purpose input output (GPIO) control of up to 49 input/output pins and 16 analog input only pads (package dependent)
- All GPIO pins can be independently configured to support pull-up, pull-down, or no pull
- Reading and writing to GPIO supported both as individual pins and 16-bit wide ports
- All peripheral pins, except ADC channels, can be alternatively configured as both general purpose input or output pins
- ADC channels support alternative configuration as general purpose inputs
- Direct readback of the pin value is supported on all pins through the SIUL
- Configurable digital input filter that can be applied to some general purpose input pins for noise elimination
- Up to 4 internal functions can be multiplexed onto 1 pin

3.3.17 Boot and censorship

Different booting modes are available in the MPC5602P: booting from internal flash memory and booting via a serial link.

The default booting scheme uses the internal flash memory (an internal pull-down resistor is used to select this mode). Optionally, the user can boot via FlexCAN or LINFlex (using the boot assist module software).

A censorship scheme is provided to protect the content of the flash memory and offer increased security for the entire device.

A password mechanism is designed to grant the legitimate user access to the non-volatile memory.
3.3.17 Boot assist module (BAM)

The BAM is a block of read-only memory that is programmed once and is identical for all MPC560xP devices that are based on the e200z0h core. The BAM program is executed every time the device is powered on if the alternate boot mode has been selected by the user.

The BAM provides the following features:
- Serial bootloading via FlexCAN or LINFlex
- BAM can accept a password via the used serial communication channel to grant the legitimate user access to the non-volatile memory

3.3.18 Error correction status module (ECSM)

The ECSM provides a myriad of miscellaneous control functions regarding program-visible information about the platform configuration and revision levels, a reset status register, a software watchdog timer, wakeup control for exiting sleep modes, and information on platform memory errors reported by error-correcting codes and/or generic access error information for certain processor cores.

The Error Correction Status Module supports a number of miscellaneous control functions for the platform. The ECSM includes these features:
- Registers for capturing information on platform memory errors if error-correcting codes (ECC) are implemented
- For test purposes, optional registers to specify the generation of double-bit memory errors are enabled on the MPC5602P.

The sources of the ECC errors are:
- Flash memory
- SRAM

3.3.19 Peripheral bridge (PBRIDGE)

The PBRIDGE implements the following features:
- Duplicated periphery
- Master access privilege level per peripheral (per master: read access enable; write access enable)
- Write buffering for peripherals
- Checker applied on PBRIDGE output toward periphery
- Byte endianness swap capability

3.3.20 Controller area network (FlexCAN)

The MPC5602P MCU contains one controller area network (FlexCAN) module. This module is a communication controller implementing the CAN protocol according to Bosch Specification version 2.0B. The CAN protocol was designed to be used primarily as a vehicle serial data bus, meeting the specific requirements of this field: real-time processing, reliable operation in the EMI environment of a vehicle, cost-effectiveness and required bandwidth. FlexCAN module contains 32 message buffers.
The FlexCAN module provides the following features:

- Full implementation of the CAN protocol specification, version 2.0B
  - Standard data and remote frames
  - Extended data and remote frames
  - Up to 8-bytes data length
  - Programmable bit rate up to 1 Mbit/s
- 32 message buffers of up to 8-bytes data length
- Each message buffer configurable as Rx or Tx, all supporting standard and extended messages
- Programmable loop-back mode supporting self-test operation
- 3 programmable mask registers
- Programmable transmit-first scheme: lowest ID or lowest buffer number
- Time stamp based on 16-bit free-running timer
- Global network time, synchronized by a specific message
- Maskable interrupts
- Independent of the transmission medium (an external transceiver is assumed)
- High immunity to EMI
- Short latency time due to an arbitration scheme for high-priority messages

Transmit features
- Supports configuration of multiple mailboxes to form message queues of scalable depth
- Arbitration scheme according to message ID or message buffer number
- Internal arbitration to guarantee no inner or outer priority inversion
- Transmit abort procedure and notification

Receive features
- Individual programmable filters for each mailbox
- 8 mailboxes configurable as a 6-entry receive FIFO
- 8 programmable acceptance filters for receive FIFO

- Programmable clock source
  - System clock
  - Direct oscillator clock to avoid PLL jitter

### 3.3.21 Safety port (FlexCAN)

The MPC5602P MCU has a second CAN controller synthesized to run at high bit rates to be used as a safety port. The CAN module of the safety port provides the following features:

- Identical to the FlexCAN module
- Bit rate up to 8 Mbit/s at 64 MHz CPU clock using direct connection between CAN modules (no physical transceiver required)
- 32 message buffers of up to 8-bytes data length
• Can be used as a second independent CAN module

3.3.22 Serial communication interface module (LINFlex)

The LINFlex (local interconnect network flexible) on the MPC5602P features the following:

• Supports LIN Master mode (both instances), LIN Slave mode (only one instance) and UART mode
• LIN state machine compliant to LIN1.3, 2.0 and 2.1 specifications
• Handles LIN frame transmission and reception without CPU intervention
• LIN features
  — Autonomous LIN frame handling
  — Message buffer to store Identifier and up to 8 data bytes
  — Supports message length of up to 64 bytes
  — Detection and flagging of LIN errors (sync field, delimiter, ID parity, bit framing, checksum and time-out)
  — Classic or extended checksum calculation
  — Configurable Break duration of up to 36-bit times
  — Programmable baud rate prescalers (13-bit mantissa, 4-bit fractional)
  — Diagnostic features: Loop back; Self Test; LIN bus stuck dominant detection
  — Interrupt-driven operation with 16 interrupt sources
• LIN slave mode features
  — Autonomous LIN header handling
  — Autonomous LIN response handling
  — Optional discarding of irrelevant LIN responses using ID filter
• UART mode
  — Full-duplex operation
  — Standard non return-to-zero (NRZ) mark/space format
  — Data buffers with 4-byte receive, 4-byte transmit
  — Configurable word length (8-bit or 9-bit words)
  — Error detection and flagging
  — Parity, Noise and Framing errors
  — Interrupt-driven operation with four interrupt sources
  — Separate transmitter and receiver CPU interrupt sources
  — 16-bit programmable baud-rate modulus counter and 16-bit fractional
  — 2 receiver wake-up methods

3.3.23 Deserial serial peripheral interface (DSPI)

The deserial serial peripheral interface (DSPI) module provides a synchronous serial interface for communication between the MPC5602P MCU and external devices.
Device overview

The DSPI modules provide these features:
- Full duplex, synchronous transfers
- Master or slave operation
- Programmable master bit rates
- Programmable clock polarity and phase
- End-of-transmission interrupt flag
- Programmable transfer baud rate
- Programmable data frames from 4 to 16 bits
- Up to 8 chip select lines available:
  - 8 on DSPI_0
  - 4 both on DSPI_1 and DSPI_2
- 8 clock and transfer attributes registers
- Chip select strobe available as alternate function on one of the chip select pins for deglitching
- FIFOs for buffering up to 4 transfers on the transmit and receive side
- Queueing operation possible through use of the I/O processor or eDMA
- General purpose I/O functionality on pins when not used for SPI

3.3.24 Pulse width modulator (FlexPWM)

The pulse width modulator module (PWM) contains four PWM submodules each of which is set up to control a single half-bridge power stage. There are also three fault channels.

This PWM is capable of controlling most motor types: AC induction motors (ACIM), permanent magnet AC motors (PMAC), both brushless (BLDC) and brush DC motors (BDC), switched (SRM) and variable reluctance motors (VRM), and stepper motors.

The FlexPWM block implements the following features:
- 16 bits of resolution for center, edge-aligned, and asymmetrical PWMs
- Clock frequency same as the one used for the e200z0h core
- PWM outputs can operate as complementary pairs or independent channels
- Can accept signed numbers for PWM generation
- Independent control of both edges of each PWM output
- Synchronization to external hardware or other PWM supported
- Double buffered PWM registers
  - Integral reload rates from 1 to 16
  - Half cycle reload capability
- Multiple ADC trigger events can be generated per PWM cycle via hardware
- Write protection for critical registers
- Fault inputs can be assigned to control multiple PWM outputs
- Programmable filters for fault inputs
• Independently programmable PWM output polarity
• Independent top and bottom deadtime insertion
• Each complementary pair can operate with its own PWM frequency and deadtime values
• Individual software-control for each PWM output
• All outputs can be programmed to change simultaneously via a “Force Out” event
• PWMX pin can optionally output a third PWM signal from each submodule
• Channels not used for PWM generation can be used for buffered output compare functions
• eDMA support with automatic reload
• 2 fault inputs
• Capture capability for PWMA, PWMB, and PWMX channels not supported

3.3.25 eTimer

Six 16-bit general purpose up/down timer/counter units per module are implemented with the following features:
• Clock frequency same as the one used for the e200z0h core
• Individual channel capability
  — Input capture trigger
  — Output compare
  — Double buffer (to capture rising edge and falling edge)
  — Separate prescaler for each counter
  — Selectable clock source
  — 0–100% pulse measurement
  — Rotation direction flag (quad decoder mode)
• Maximum count rate equals peripheral clock for external event counting and internal clock counting
• Counters are:
  — Cascadable
  — Preloadable
• Programmable count modulo
• Quadrature decode capabilities
• Counters can share available input pins
• Count once or repeatedly
• Pins available as GPIO when timer functionality not in use

3.3.26 Analog-to-digital converter (ADC) module

The ADC module provides the following features:

Analog part:
Device overview

- 1 on-chip analog-to-digital converter
- 10-bit AD resolution
- 1 sample and hold unit
- Conversion time, including sampling time, less than 1 µs (at full precision)
- Typical sampling time is 150 ns minimum (at full precision)
- DNL/INL ±1 LSB
- TUE < 1.5 LSB
- Single-ended input signal in the range from 0 to 3.3 V/5.0 V
- 3.3 V/5.0 V input reference voltage
- The ADC and its reference can be supplied with a voltage independent from VDDIO
- The ADC supply can be equal or higher than VDDIO
- The ADC supply and the ADC reference are not independent from each other (they are internally bonded to the same pad)
- Sample times of 2 (default), 8, 64 or 128 ADC clock cycles

Digital part:
- 16 input channels
- 4 analog watchdogs comparing ADC results against predefined levels (low, high, range) before results are stored in the appropriate ADC result location
- 2 modes of operation: Motor Control mode or Regular mode
- Regular mode features
  - Register based interface with the CPU: control register, status register and 1 result register per channel
  - ADC state machine managing 3 request flows: regular command, hardware injected command and software injected command
  - Selectable priority between software and hardware injected commands
  - DMA compatible interface
- CTU-controlled mode features
  - Triggered mode only
  - 4 independent result queues (1×16 entries, 2×8 entries, 1×4 entries)
  - Result alignment circuitry (left justified and right justified)
  - 32-bit read mode allows to have channel ID on one of the 16-bit part
  - DMA compatible interfaces

3.3.27 Cross triggering unit (CTU)

The cross triggering unit (CTU) allows automatic generation of ADC conversion requests on user selected conditions without CPU load during the PWM period and with minimized CPU load for dynamic configuration.
It implements the following features:

- Double buffered trigger generation unit with up to 8 independent triggers generated from external triggers
- Trigger generation unit configurable in sequential mode or in triggered mode
- Each trigger can be appropriately delayed to compensate the delay of external low pass filter
- Double buffered global trigger unit allowing eTimer synchronization and/or ADC command generation
- Double buffered ADC command list pointers to minimize ADC-trigger unit update
- Double buffered ADC conversion command list with up to 24 ADC commands
- Each trigger capable of generating consecutive commands
- ADC conversion command allows to control ADC channel, single or synchronous sampling, independent result queue selection

### 3.3.28 Cyclic redundancy check (CRC)

The CRC computing unit is dedicated to the computation of CRC off-loading the CPU. The CRC module features:

- Support for CRC-16-CCITT (x25 protocol):
  \[ x^{16} + x^{12} + x^5 + 1 \]
- Support for CRC-32 (Ethernet protocol):
  \[ x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1 \]
- Zero wait states for each write/read operations to the CRC_CFG and CRC_INP registers at the maximum frequency

### 3.3.29 IEEE 1149.1 JTAG controller

The JTAG controller (JTAGC) block provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode. All data input to and output from the JTAGC block is communicated in serial format. The JTAGC block is compliant with the IEEE standard.

The JTAG controller provides the following features:

- IEEE test access port (TAP) interface 4 pins (TDI, TMS, TCK, TDO)
- Selectable modes of operation include JTAGC/debug or normal system operation.
- 5-bit instruction register that supports the following IEEE 1149.1-2001 defined instructions:
  - BYPASS
  - IDCODE
  - EXTEST
  - SAMPLE
  - SAMPLE/PRELOAD
- 5-bit instruction register that supports the additional following public instructions:
  - ACCESS_AUX_TAP_NPC
3.3.30 On-chip voltage regulator (VREG)

The on-chip voltage regulator module provides the following features:

- Uses external NPN transistor
- Regulates external 3.3 V/5.0 V down to 1.2 V for the core logic
- Low voltage detection on the internal 1.2 V and I/O voltage 3.3 V

4 Application examples

4.1 Electric power steering

Figure 2 outlines a typical electric power steering application built around the MPC5602P microcontroller.
4.2 Airbag

Figure 3 outlines a typical airbag application built around the MPC5602P microcontroller. The MPC5602P targets low-end airbag applications with typically 2–4 satellites and 6–8 squibs.
5 Developer environment

The MPC5602P family of MCUs supports tools and third-party developers similar to those used for the Freescale MPC5500 product family, offering a widespread, established network of tools and software vendors. It also features a high-performance Nexus debug interface.

The following development support is available:

- Automotive Evaluation Boards (EVB) featuring CAN, LIN interfaces and more
- Compilers
- Debuggers
- JTAG and Nexus interfaces
- Autocode generation tools
- Initialization tools

The following software support is available:

- Core and peripheral self tests

6 Orderable parts
### Example code:

<table>
<thead>
<tr>
<th>M</th>
<th>PC</th>
<th>56</th>
<th>0</th>
<th>2</th>
<th>P</th>
<th>E</th>
<th>F0</th>
<th>M</th>
<th>LL</th>
<th>4</th>
<th>R</th>
</tr>
</thead>
<tbody>
<tr>
<td>Qualification Status</td>
<td>Power Architecture Core</td>
<td>Automotive Platform</td>
<td>Core Version</td>
<td>Flash Size (core dependent)</td>
<td>Product</td>
<td>Optional Fields</td>
<td>Fab &amp; Mask Revision</td>
<td>Temperature spec.</td>
<td>Package Code</td>
<td>Frequency</td>
<td>R = Tape &amp; Reel (blank if Tray)</td>
</tr>
<tr>
<td>M = MC status</td>
<td>S = Automotive qualified status</td>
<td>P = PC status</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### Qualification Status
- M = MC status
- S = Automotive qualified
- P = PC status

#### Automotive Platform
- 56 = Power Architecture in 90 nm

#### Core Version
- 0 = e200z0

#### Flash Size (z0 core)
- 1 = 192 KB
- 2 = 256 KB

#### Temperature spec.
- V = –40 to 105 °C
- M = –40 to 125 °C

#### Product
- P = MPC560xP family

#### Package Code
- LH = 64 LQFP
- LL = 100 LQFP

#### Optional fields
- E = Data Flash (blank if none)

#### Frequency
- 4 = 40 MHz
- 6 = 64 MHz

---

**Figure 4. Commercial product code structure**
## 7 Document revision history

Table 5 summarizes revisions to this document.

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Description of Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>20 Apr 2009</td>
<td>Initial release</td>
</tr>
<tr>
<td>2</td>
<td>15 May 2009</td>
<td>Device-comparison table: Updated the values of: Flash memory, safety port and FCU.</td>
</tr>
</tbody>
</table>
| 3        | 25 Mar 2010     | Editorial updates  
  Updated the following items in the “MPC5602P device comparison” table:  
  - The heading  
  - The “SRAM” row  
  - The “FlexCAN” row  
  - The “CTU” row  
  - The “FlexPWM” row  
  - The “LINFlex” row  
  - The “DSPI” row  
  - The “Nexus” row  
  - Deleted the footnote No. 3  
  Added the “Wakeup unit” block in the MPC5602P block diagram  
  Updated the Orderable part number summary table  
  Added “Commercial product code structure” figure |
| 4        | 16 Dec 2010     | “Introduction” section:  
  - Changed title (was “Overview”)  
  - Updated contents  
  “MPC5602P device comparison” table:  
  - Added sentence above table  
  - Removed “FlexRay” row  
  “MPC5602P block diagram”: added the following blocks: MC_CGM, MC_ME, MC_PCU, MC_RGM, CRC, and SSCM  
  Added “MPC5602P series block summary” table  
  “Feature details” section:  
  - Added “System status and configuration module (SSCM)” section  
  - Updated “Error correction status module (ECSM)” section  
  - Added “Peripheral bridge (PBRIDGE)” section  
  - Added “Cyclic redundancy check (CRC)” section  
  Updated “Ordering information” section |
| 4.1      | 15 Sep 2011     | Deleted the “Freescale Confidential Proprietary, NDA Required” label (the document is Public).                                                       |
| No change| 9 April 2012    | • Front page: Add SafeAssure branding.  
  • Title and page 3: Add Qorivva branding.  
  • Back page: Apply new back page format. |

**NOTES:**

1. No substantive changes were made to the content of this document; therefore the revision number was not incremented.
Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “Typicals,” must be validated for each customer application by customer’s technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: http://www.reg.net/v2/webservices/Freescale/Docs/TermsandConditions.htm

Freescale, the Freescale logo, Altivac, C-5, CodeTest, CodeWarrior, ColdFire, C-Ware, Energy Efficient Solutions logo, Kinetis, mobileGT, PowerQUICC, Processor Expert, QorIQ, Qorivva, StarCore, Symphony, and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, MagniV, MXC, Platform in a Package, QorIQ Qonverge, QUICC Engine, Ready Play, SafeAssure, SMARTMOS, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2009-2011 Freescale Semiconductor, Inc.