

PB_PF5113

Power management integrated circuit (PMIC) for high performance applications

Rev. 1 — 12 January 2023

Product brief

1 Introduction

This product brief provides overview/summary information for evaluating a product for design suitability. It is intended for quick reference only and should not be relied upon to contain detailed and full information.

Some of the content in this product brief is extracted from the full data sheet of the product. The full data sheet prevails in case of any inconsistency or conflict.

2 General description

The PF5113 integrates multiple high-performance buck regulators and LDO regulators. It can operate as a standalone point-of-load regulator integrated circuit (IC), or as a companion chip to a larger power management integrated circuit (PMIC).

Built-in one time programmable (OTP) memory stores key startup configurations, drastically reducing external components typically used to set output voltage and sequence of regulators. Regulator parameters are adjustable through high-speed I²C after startup, offering flexibility for different system states.

Functional safety features, developed according to ISO 26262 specifications, enable the device to reach safety levels up to ASIL D.

3 Features and benefits

The PF5113 is a PMIC designed to be the primary, core power supply for radar application processors.

- Buck regulators
 - SW1: 0.8 V, 0.825 V, 0.9 V, 1.2 V; 2600 mA; 1.5 % accuracy
 - SW2: 1.3 V, 1.5 V, 1.8 V, 2.3 V, 2.5 V, 3.3 V; 3500 mA; 1.5 % accuracy
 - SW3: 1.1 V, 1.3 V, 1.5 V, 2.5 V, 3.3 V; 2600 mA; 1.5 % accuracy
 - Dynamic voltage scaling
 - Configurable as a dual- and triple-phase regulator
 - Programmable current limit
 - Spread spectrum and manual tuning of switching frequency
- LDO regulator
 - LDO1: 1.8 V, 3.3 V; 200 mA; 1.5 % accuracy
 - LDO2: 1.8 V, 3.3 V; 250 mA; 1.5 % accuracy
- PGOOD output and monitor
- Clock synchronization through configurable input sync pin
- System features
 - Advanced state machine for seamless processor interface
 - High-speed I²C interface support (up to 3.4 MHz)



- Programmable soft-start sequence and power down sequence
- Programmable regulator configuration
- One time programmable (OTP) memory for device configuration
- Monitoring circuit to fit ASIL D safety level
 - Independent voltage monitoring with programmable fault protection
 - Advance thermal monitoring and protection
 - Watchdog monitoring and programmable internal watchdog counter
 - I²C cyclic redundancy check (CRC) and write protection mechanism
 - Analog built-in self-test (ABIST)
 - Logic built-in self-test (LBIST)

4 Applications

- Automotive – radar

5 Ordering information

Table 1. Ordering information

| Type number ^[1] | Package | | |
|-------------------------------|---------|--|---------------|
| | Name | Description | Version |
| PPF5113AMDA0ES ^[2] | HWQFN28 | HWQFN28, plastic thermal enhanced very thin quad flat pack; no leads, wettable flank, 28 terminals, 0.5 mm pitch, 4.5 mm x 4.5 mm x 0.53 mm body | SOT2089-1(SC) |
| PPF5113AMBA0ES ^[3] | | | |
| PPF5113AMMA0ES ^[4] | | | |

[1] To order parts in tape and reel, add the R2 suffix to the part number.

[2] Safety grade: ASIL D, non-programmed device, custom OTP is PPF5113AMDxxES. "xx" is unique letter and number by each OTP config.

[3] Safety grade: ASIL B, non-programmed device, custom OTP is PPF5113AMDxxES. "xx" is unique letter and number by each OTP config.

[4] Safety grade: QM, non-programmed device, custom OTP is PPF5113AMDxxES. "xx" is unique letter and number by each OTP config.

6 Block diagram





Figure 1. PF5113 block diagram

6.1 Simplified application diagram



7 Pinning information




Figure 3. PF5113 pinout (top view)


Table 2. Pinning information

| QFN pin number | Pin name | Pin description | Min | Max | Unit |
|----------------|-------------|--|------|-----|------|
| 1 | PWRON | PWRON input | -0.3 | 5.5 | V |
| 2 | SW1IN | SW1 input supply | -0.3 | 5.5 | V |
| 3 | SW1LX | SW1 switching node | -0.3 | 5.5 | V |
| 4 | PGND | Ground | -0.3 | 0.3 | V |
| 5 | SW2LX | SW2 switching node | -0.7 | 5.5 | V |
| 6 | SW2IN | SW2 input supply | -0.3 | 5.5 | V |
| 7 | INTB_RSTB | Interrupt output/External reset input | -0.3 | 5.5 | V |
| 8 | PGOOD | PGOOD output | -0.3 | 5.5 | V |
| 9 | FCCU_XFAILB | FCCU input/XFAILB bidirectional signal | -0.3 | 5.5 | V |
| 10 | SW2FB | SW2 feedback input | -0.3 | 5.5 | V |
| 11 | GND | Ground | -0.3 | 0.3 | V |
| 12 | VIN | Input supply | -0.3 | 5.5 | V |
| 13 | LDO1IN | LDO1 input | -0.3 | 5.5 | V |
| 14 | LDO1OUT | LDO1 output | -0.3 | 5.5 | V |
| 15 | NC | No connect | -0.3 | 0.3 | V |
| 16 | LDO2IN | LDO2 INPUT | -0.3 | 5.5 | V |
| 17 | LDO2OUT | LDO2 output | -0.3 | 5.5 | V |
| 18 | GND | Ground | -0.3 | 0.3 | V |
| 19 | SW3LX | SW3 switching node | -0.7 | 5.5 | V |
| 20 | SW3IN | SW3 input supply | -0.3 | 5.5 | V |


Table 2. Pinning information...continued

| QFN pin number | Pin name | Pin description | Min | Max | Unit |
|----------------|--------------|---|------|-----|------|
| 21 | NC | No connect | -0.3 | 0.3 | V |
| 22 | SYNC_STANDBY | Clock synchronization input/Standby input | -0.3 | 5.5 | V |
| 23 | VDDOTP | Debug mode/OTP programming input supply | -0.3 | 10 | V |
| 24 | SW3FB | SW3 feedback input | -0.3 | 5.5 | V |
| 25 | GND | Ground | -0.3 | 0.3 | V |
| 26 | SW1FB | SW1 feedback input | -0.3 | 5.5 | V |
| 27 | SCL | I ² C SCL signal | -0.3 | 5.5 | V |
| 28 | SDA | I ² C SDA signal | -0.3 | 5.5 | V |

Power management integrated circuit (PMIC) for high performance applications



Power management integrated circuit (PMIC) for high performance applications



Revision history

| Revision | Date | Description |
|----------|----------|-----------------|
| v.1 | 20230112 | Initial release |

9 Legal information

9.1 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

9.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

9.3 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Tables

Tab. 1. Ordering information2 Tab. 2. Pinning information 5

Figures

Fig. 1. PF5113 block diagram 3 Fig. 4. Package outline for PQFN28 7
Fig. 2. Simplified application diagram4 Fig. 5. Package outline detail for PQFN28 8
Fig. 3. PF5113 pinout (top view) 5 Fig. 6. Package outline notes for PQFN289

Contents

| | | |
|-----|--------------------------------------|----|
| 1 | Introduction | 1 |
| 2 | General description | 1 |
| 3 | Features and benefits | 1 |
| 4 | Applications | 2 |
| 5 | Ordering information | 2 |
| 6 | Block diagram | 3 |
| 6.1 | Simplified application diagram | 4 |
| 7 | Pinning information | 5 |
| 8 | Package information | 7 |
| 9 | Legal information | 11 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2023 NXP B.V.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

Date of release: 12 January 2023
Document identifier: PB_PF5113