

M68SZ328ADS

Application Development System

User's Manual

Revision 1.2 January 29, 2002





M68SZ328ADS

Application Development System

User's Manual

Revision 1.2

Jan 29, 2002

Motorola reserves the right to make changes without further notice to any product herein to improve reliability, function, or design. Motorola does not assume any liability arising out of the application or use of any product, circuit, or software described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such intended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death masociated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and the Motorola trademarks of Motorola Ltd.

Section 1 General Information

1.1	Introduction	
1.2	Features	
1.3	Related Documentation	
1.4	Technical Support	
1.4.1	M68SZ328ADS	
1.4.2	Debugger	

Section 2 Quick Installation Guide

2.1	Overview	
2.2	Equipments Required	
2.3	Installation Procedure	
2.3.1	Prepare the M68SZ328ADS board	
2.3.2	Connecting M68SZ328ADS to PC	
2.3.3	Installing software debugger	Vol. 2-5
2.3.2 2.3.3	Connecting M68SZ328ADS to PC Installing software debugger	Vol. 2-4 Vol. 2-4

Section 3 Hardware Description and Board Operation

3.1	Overview	1
3.2	Control SwitchesVol. 3-	2
3.3	DIP SwitchesVol. 3-	2
3.4	Operating ModesVol. 3-	3
3.5	LED Indicators	3
3.6	Memory	4
3.6.1	Memory MapVol. 3-	4
3.6.2	Flash Memory	4
3.6.3	SDRAM	5
3.7	UART and IRDAVol. 3-	6
3.8	Debug PortVol. 3-	7
3.9	LCD and Touch Panel Interface	8
3.9.1	LCD Interface	8
3.9.2	Touch Panel Interface	9
3.10	Application KeysVol. 3-	9
3.11	MMC/SD and Memory StickVol. 3-10	0
3.12	Universal Serial Bus(USB)Vol. 3-1	0

- 3.13 Single Tone Generator 3.14 Logic Analyzer Interfac
 - Logic Analyzer Interface Expansion Connectors
- 3.15 Expansior

Section 4 Appendix

- Appendix A Resistive Tounch Panel Operation
- Appendix B Programming On-board Flash Memory
- Appendix C Monitor Initialization Code
- Appendix DM68SZ328ADS Schematic
- Appendix E Difference between SZADS Ver1.0 and Ver1.1
- Appendix F How to Use BBUG Windows Version

LIST OF TABLES

- 3-1 DIP Switch pack S1 Setting
- 3-2 DIP Switch pack S2 Setting
- 3-3 Port Select for Monitor
- 3-4 Operation Mode Setting
- 3-5 Function of LED Indicators
- 3-6 MC68SZ328ADS Default Memory Map
- 3-7 Pin Assignments of P15
- 3-8 Pin Assignments of P16

LIST OF ILLUSTRATIONS

- 2-1 Default DIP Switch Options for Metrowerks monitor using debug port
- 2-2 DIP Switch Options for Metrowerks monitor using UART1
- 2-3 DIP Switch Options for Metrowerks monitor using UART2
- 2-4 DIP Switch Options for SDS monitor using UART1
- 2-5 DIP Switch Options for SDS monitor using UART2
- 2-6 M68SZ328ADS Key Component Layout
- 2-7 Connecting PC to UART1 of M68SZ328ADS
- 2-8 New Project in MetroWerks
- 2-9 ADS_68SZ328 Stationery for new project
- 2-10 Enable Debugger in MetroWerks
- 2-11 Settings in MetroWerks
- 2-12 Debug Pop-Up Window of SDS v7.4
- 2-13 Connection Setting inside Debug Pop-up Window of SDS v7.4
- 3-1 M68SZ328ADS Functional Block Diagram
- 3-2 Interface of Flash Memories
- 3-3 Interface of SDRAMs
- 3-4 UART and IRDA Interface
- 3-5 Serial Port Pin Assignment
- 3-6 Debug Port Interface
- 3-7 LCD and Touch Panel Connector Pin Assignment
- **3-8 Touch Panel Controller Interface**
- 3-9 Application Keys
- 3-10 USB
- 3-11 Single Tone Generator

- 3-12 Logic Analyzer Connectors
- 3-13 Power Connectors
- A-1 Resistive Touch Panel
- A-2 Determination of X,Y Position
- B-1 Method of programming on-board Flash memory
- B-2 Flash Program Algorithm



Section 1 General Information

- 1.1 Introduction
- 1.2 Features
- 1.3 Related Documentation
- 1.4 Technical Support
 - 1.4.1 M68SZ328ADS
 - 1.4.2 Debugger





SECTION 1 Quick Installation Guide

1.1 OVERVIEW

The DragonBall[™]-SZ (MC68SZ328) Application Development System (M68SZ328ADS) is designed to supply users with an environment to develop MC68SZ328 based application software. Moreover, this board can be used as a reference for real-life product design. M68SZ328ADS provides several interface ports for application software and target board debug purpose. This document will discuss the usage and system details of the M68SZ328ADS.

Note:

This manual is used for the M68SZ328ADS Peripheral Board Ver1.1 only

1.2 FEATURES OF THE M68SZ328ADS

The features of the M68SZ328ADS include the following:

i) MC68SZ328 CPU

- ii) Memory Subsystem -16 MB FLASH -32 MB SDRAM
- iii) Debug Ports
 - -Two RS232 serial ports interface to MC68SZ328 internal UARTs
 - -One RS232 serial port for external UART

-Direct logic analyzer interface to system bus

iv) LCD and Touch Panel Interface -MC68SZ328 LCD interface



SECTION 1 General Information

- vi) LED Indicators
 - -Green LED for power
 - -Red LED for system heart beat
 - -Yellow LED for status of MC68SZ328 pin PN0
 - -Yellow LED for status of MC68SZ328 pin PF1
- vii) Switches
 - -Two 8 ways Dip Switches for function control
 - -Reset and Abort Switches
- viii) Board Operation Mode Support -MC68SZ328 normal mode -MC68SZ328 bootstrap mode
- xi) External Interface/Socket
 - -USB receptable
 - -SD card socket
 - -Memory Stick card socket
 - -Application Buttons
 - -Single Tone Generator
- x) VME Connectors
 - -VME 3x32-pin female connector
 - -VME 3x16-pin female connector
- xi) Debug Monitor
 - -MetroWerks Codewarrior Target Monitor using serial port
 - -SDS source-level debugger monitor by Software Development Sys tem Inc. using Inc. using serial port
- xii) Clock Source -32.768KHz for MC68SZ328 internal PLL
- xiii) Power Adaptor -3.0V - 3.3V main power supply

1.3 RELATED DOCUMEMNTATION

The following documents can be used as references when using M68SZ328ADS.

-MC68SZ328 User's Manual

-MC68SZ328 Product Information



1.4 TECHNICAL SUPPORT

1.4.1 M68SZ328ADS

For getting the latest information, please visit our web page:

http://www.motorola.com/dragonball

1.4.2 Debugger

There are two source-level debuggers for DragonBallTM-SZ. The contact information is listed below:

- 1. Metrowerks http://www.metrowerks.com
- 2. Single Step Development http://www.sdsi.com



Section 2 Quick Installation Guide

- 2.1 **Overview**
- 2.2 **Equipments Required**
- 2.3 **Installation Procedure**
 - 2.3.1 Preparing MC68SZ328ADS board2.3.2 Connecting MC68SZ328ADS to PC

 - 2.3.3 Installing software debugger





SECTION 2 Quick Installation Guide

2.1 OVERVIEW

This section provides a description of the evaluation module, requirements, quick installation and test information. Detailed information on the M68SZ328ADS design and operation is provided in the remaining sections of this manual.

2.2 EQUIPMENTS REQUIRED

The following equipments are required to use with the M68SZ328ADS Application Development System, some of them are already bundled with the ADS package

Power adaptor -3.0V-3.3V, 1500mA, with 2 mm female (inside positive) power connector.

RS-232 cable (DB9 male to DB9 female)

IBM PC compatible computer running Windows 95 or Window 98, with an RS-232 serial port capable of 9600-115200 bit per second operation.

2.3 INSTALLATION PROCEDURE

Please follow the procedure below to set up M68SZ328ADS:

- 1. Prepare M68SZ328ADS board.
- 2. Connect M68SZ328ADS board to PC and power supply.
- 3. Install software debugger.



2.3.1 Preparing M68SZ328ADS

Locate the DIP switches on the M68SZ328ADS board and select appropriate monitor and debug port for your debugger.

Figure 2-2 shows the factory default DIP switches settings. This setting selects Metroworks monitor and UART1 of DragonBallTMSuper VZ as the debug port. Other possible settings are shown in Figure 2-3, Figure 2-4 and Figure 2-5.

For detail description of each switch. Pls. refer to Table 3-1 and Table 3-2.

For additional information on the M68SZ328ADS and its components. Please refer to Section 3 .

Monitor and Port selection



8

Figure 2.1 . Default Switch Setting (MetroWerks Monitor using debug port)









Figure 2.3. MetroWerks Monitor using UART 2



Figure 2.4. SDS Monitor using UART 1

Figure 2.2. MetroWerks Monitor using UART 1



Figure 2.5. SDS Monitor using UART 2





Figure 2-6. M68SZ328ADS Board Layout



2.3.2 Connecting M68SZ328ADS to PC

Figure 2-6 shows connections among the PC, the external power adaptor and the M68SZ328ADS board. Use the following steps to complete cable connections:



Figure 2-7. Connecting PC to UART1 of M68SZ328ADS

For most evaluation platforms, serial communication is the primary channel to link up PC with the target board. Both Microtek (SLD) and Software Development System (SDS) debug monitor support serial communication through UART port. The procedure is as follows.

- 1. Connect a RS232 cable from COM port (COM1 or COM2) to connector P4 of M68SZ328ADS.
- 2. Connect the power supply +3V or power adaptor to the P1 of M68SZ328ADS.
- 3. Turn on the power supply. The RED LED will flash and the GREEN LED will illuminate when power is correctly applied.



SECTION 2 Quick Install Guide

2.3.3 Installing software debugger

The following software debuggers support M68SZ328ADS:

- 1. MetroWerks Codewarrior
- 2. Single Step Development System

Metrowerks Codewarrior Setup Procedure

A simple procedure for using Metrowerks Codewarrior Target Monitor:

- 1. Install Metrowerks Codewarrior IDE.
- 2. Run Codewarrior IDE program.
- 3. Open a new project file with Embedded 68k Stationery.

New	×
Project File Object	
Embedded 68K Stationery Empty Project Makefile Importer Wizard	Project name: example Location: C:\temp\example Set Add to Project: Project:
	OK Cancel

Figure 2-8. New Project in MetroWerks



4. Select ADS_68SZ328 Stationery for new project.



Figure 2-9. ADS_68SZ328 Stationery for new project

5. Choose "Enable Debugger" from the "Project" pull-down menu



Figure 2-10. Enabling Debugger in MetroWerks



ADS 4i 68VZ328 Debug S Target Settings Panels C/C++ Language C/C++ Warnings M68K Assembler Code Generation Global Optimizations ELF Disassembler MC68xxx Processor Custom Keywords Custom Keywords Custom Keywords Custom Keywords Custom Keywords Cobugger Debugger E68K Target Settings Remote Debugging E68K Exceptions Connection Settings	Connection Settings Connection Type: Serial Primary Serial Port Options Port: COM1 Rate: 115200 Data Bits: 8 Data Bits: 8 Condary Serial Data to Log Window Secondary Serial Port Options Port: COM1 Rate: 38400 Data Bits: 8 Log Serial Data to Log Window Revert Panel	Parity: None Stop Bits: 1 Flow Control: None Use Global Connection Settings Parity: None Stop Bits: 1 Flow Control: None Use Global Connection Settings Save

6. Change the connection settings in the Debug Settings Windows

Figure 2-11. Settings in MetroWerks

- 7. Edit the code inside the Codewarrior IDE program.
- 8. .Press F5 to run the program.



Single Step Development System Setup Procedure

A simple procedure for using Single Step Debugger:

- 1. Install the Single Step Debugger on your PC.
- 2. Run Single Step Debugger.
- 3. Choose **Debug** in the **File** pull-down menu to open the **Debug** pop-up window.
- 4. Inside the **Debug** pop-up window, choose the object file to download or "debug without file" as shown in Figure 2-7, select the serial port (COM1 or COM2) according to the serial port of the PC connecting to the ADS, disable "hardware flow control" and the baud rate should be 115200bps as shown in Figure 2-8.
- 5. The file should be downloaded and then you can start your development. (For details, please refer to the SingleStep User's Manual).



Figure 2-12. Debug Pop-Up Window of SDS v7.4



Debug				×
File	Connection	Processor Registers	Options	Logging
_ Тура	,			
	Network Host	🔿 Parallel P	ort	
•	Serial Port	🔿 ADI Port		
– Deta	ils			
Seri	al Port:	ГОМ1	-	
	an or.	100.00	_	
Bau	id Rate:	115200	-	
	Hardware Flow	Control		
	<u>г</u>	Concel		
	N	Lancel		нер

Figure 2-13. Connection Setting inside Debug Pop-Up Window for SDS v7.4



Section 3 Hardware Description and Board Operation

- 3.1 Overview
- 3.2 Control Switches
- 3.3 DIP Switches
- 3.4 Operating Modes
- 3.5 LED Indicators
- 3.6 Memory
 - 3.6.1 Memory Map3.6.2 Flash Memory3.6.3 SDRAM
- 3.7 UART and IRDA
- 3.8 Debug Port

- 3.9 LCD and Touch Panel Interface
 - 3.9.1 LCD Interface
 - 3.9.2 Touch Panel Interface
- 3.10 Application Keys
- 3.11 MMC/SD and MemoryStick
- 3.12 Universal Serial Bus(USB
- 3.13 Single Tone Generator
- 3.14 Logic Analyzer Interface
- 3.15 Expansion Connectors
- 3.16 Power Supply





SECTION 3 <u>Hardware Description and Board Operation</u>

3.1 OVERVIEW



Figure 3-1shows the block diagram of M68SZ328ADS:



3.2 CONTROL SWITCHES

There are two push buttons on the ADS which function as follows:

1. **Reset Switch (SW2)**: When pressed, a hardware reset is generated to the MC68SZ328 processor and resumes operation.

2. **Abort Switch (SW1):** This switch is used to generate a level 7 interrupt to the MC68SZ328 processor for aborting normal software execution and returning control.

3.3 DIP SWITCHES

There are two DIP switch packs on the ADS board, S1 and S2.S1 is used to configure the memory system and on-board peripheral such as buzzer and touch panel. S2 is used for mode selection, monitor and debug port selection and some other user-defined function. Table 3-1 and Table 3-2 show the description of each switch.

Switch	FUNCTION	ON	OFF
S1-1	CSA0 - FLASHCS0	Connected	Disconnected
S1-2	CSA1 - FLASHCS1	Connected	Disconnected
S1-3	CSE/SDCS0 - SDRAMCS0	Connected	Disconnected
S1-4	CSF/SDCS1 - SDRAMCS1	Connected	Disconnected
S1-5	PWMO - Buzzer	Connected	Disconnected
S1-6	UART1EN	Enabled	Stand-by
S1-7	UART2EN	Enabled	Stand-by
S1-8	IrDAEN	Enabled	Stand-by

Table 3-1. DIP Switch pack S1 Setting

Table 3-2. DIP Switch pack S2 Setting

Switch	FUNCTION	ON	OFF
S2-1	Monitor Select 1	0	1*
S2-2	Monitor Select 2	0	1*
S2-3	Monitor Select 3	SDS	MetroWerks*
S2-4	LCD Select	3.5 inch LCD*	3.9 inch LCD
S2-5	PB5	Tie GND	PB5*
S2-6	PB6	Tie GND	PB6*
S2-7	EMU	EMU mode(with S2-7 OFF)	Normal Mode*
S2-8	Bootstrap	Bootstrap Mode(with S2-6 OFF)	Normal Mode*

Note:	* is t	he default	setting	mark
-------	--------	------------	---------	------



DIP Switch S2-1	DIP Switch S2-2	Monitor port	Memory 0x0
0	0	Debug Port	SDRAM as 0x0
0	1	Uart1	SDRAM as 0x0
1	0	Uart2	SDRAM as 0x0
1	1	Debug port	ESRAM as 0x0

Table 3-3. Port Select for Monitor

Below shows the selection of ports for debug monitors:

3.4 OPERATION MODES

M68SZ328ADS supports two operation modes of MC68SZ328: Normal Mode and Bootstrap Mode. Selection of those operation modes is controlled by set ting DIP switches S2-8. Operation mode has to be selected before resetting the system. Mode is not allowed to be changed during normal runing. Table 3-4 shows the operation mode configuration.

 Table 3-4. Operation Mode Setting

DIP Switch S2-8	Operation Mode
ON	Bootstrap
OFF	Normal

Normal mode - After power up or system reset in this mode, CSA0 is default to cover the whole memory map except MC68SZ328 internal registers and EMU space. Also, as reset vector fetch is at the beginning of CSA0 space, CSA0 should be connected to the boot ROM in which the first two words are reset vectors. The default boot ROM of the M68SZ328ADS has been pro grammed with monitor when it is shipped out from factory. Pls. refer to Quick Installation part for detailed description on the selection of monitor and debug port.

Bootstrap mode - When this mode is selected, the DragonBall-SZ will start its embedded bootloader. User can use this mode to do simple debugging or reprogram the flash memories. Under this mode, the debug port cannot be used. For detailed bootstrap mode operation, please refer MC68SZ328 userifs manual.

3.5 LED INDICATORS

There are four LED indicators on the ADS which function as shown in Table 3-5



Reference #	Color	Name	Function
LED1	Green	Power	Power is applied to the system with right polarity
LED2	Red	Heart Beat	Blinking heart beat indicates the system is "alive"
LED3	Yellow	PN0	Status of PN0
LED4	Yellow	PF1	Status of PF1

Table 3-5. Function of LED Indicators

The LED2 is connected to a counter. The counter is toggled by address line A1.

3.6 MEMORY

M68SZ328ADS provides on-board Flash memory and SDRAM, for application development. They can be enabled or disabled individually by setting the cor responding DIP switches.

3.6.1 Memory Map

The default memory map of M68SZ328ADS in normal mode is shown in Table 3-6. The chip select range to all of the memory are software programmable. Users can reconfigure the memory map for their applications.

System Address	Memory	Assigned Chip Select
\$0000000-\$00FFFFF	16MB SDRAM BANK0	CSE
\$0100000-\$01FFFFF	16MB SDRAM BANK1	CSF
\$0200000-\$03FFFFF	Unused	-
\$0400000-\$047FFFF	8MB FLASH BANK0	CSA0
\$04800000-\$04FFFFFF	8MB FLASH BANK1	CSA1
\$0500000-\$050187FF	98K ESRAM	CSG
\$05018800-\$FFFDFFFF	Unused	-
\$FFFE0000-\$FFFFFDFF	MC68SZ328 Internal Register	-

Table 3-6. M68SZ328ADS Default Memory Map

3.6.2 FLASH Memory



Figure 3-2. Interface of Flash Memories



SECTION 3 Hardware Description and Board Operation

M68SZ328ADS is equipped with two 8M-byte Flash memory chips. Figure 3-2. shows the interface of them. They are chip-selected by *CSA0 and *CSA1 signals. The connection of these *CSAx signals to the Flash memories is controlled by DIP switches S1-1 and S1-2.

For more details on flash memory programming, please refer to Appendix B

3.6.3 SDRAM



Figure 3-3. Interface of SDRAMs

Figure 3-3. shows the interface of SDRAMs. M68SZ328ADS supports two banks of 8Mx16-bit SDRAMs. Two banks are installed when the board is shipped out from the factory. These two banks of SDRAM are selected by *CSE and *CSF, and enabled by closing DIP switches S1-3 and S1-4.



3.7 UART AND IRDA





Figure 3-4 shows the UART and IRDA interface. The M68SZ328 has two RS232 serial ports, P4 and P5. P4 and P5 are using the UART1 and UART2 of MC68SZ328 respectively. Both P4 and P5 are 9-pin female D-Type connectors containing the signals as shown in Figure 3-5. The transceivers for UART1 and UART2 can be enabled by turning the DIP switch S1-6 and S1-7 on respectively.



Figure 3-5. Serial Port Pin Assignment



The IRDA transceiver is connected to UART2 only with a buffer in between for controlling its ON/OFF. If IRDA is being used, S1-7 should be switched OFF and S1-8 should be switched ON.

3.8 DEBUG PORT



Figure 3-6. Debug Port Interface.

Figure 3-5 shows the inferface of External Uart with MC68SZ328 the external Uart controller, ST16C2552CJ44. There is a transceiver between the controller and the port connector and the controller has its own crystal circuit. This External Uart is mainly for debugging use.



3.9 LCD AND TOUCH PANEL INTERFACE

3.9.1 LCD Interface

M68SZ328ADS consists of two LCD panel connectors, P7 and P8. P8 is designed for 16-bit TFT LCD panel while P7 is for 4-bit LCD panel. P7 is fully compatible with the one used on M68VZ328ADS. The pin assignments of both LCD connectors are shown in Figure 3-7.



Figure 3-7. LCD and Touch Panel Connector Pin Assignment

For full description of the LCD signals, please refer to the MC68SZ328 User's Manual.

* Note : Those parts have been updated. For the latest information, please refer to the board update file in CD-ROM



3.9.2 Touch Panel Interface



Figure 3-8. Touch Panel Controller Interface

Figure 3-7 shows the simple connection for the touch panel with MC68SZ328. A pull-up resister is needed to connect to PX1 for generating screen-touch interrupt signal while the capacitor is for reducing noise.

Note : Those parts have been updated. For the latest information, please refer to the board update file in CD-ROM



3.10 APPLICATION KEYS



Figure 3-9. APPICATION KEYS

Figure 3-8 shows the application keys which are directly connected to MC68SZ328 and can be configured and programmed by the users directly.

3.11 MMC/SD AND MEMORY STICK

There are one MultiMedia Card(MMC)/Secure Digital Card(SD) socket and one Memory Stick (MS) on the M68SZ328ADS board. The signals of the MMC/SD and the Memory Stick are multiplexed together. Only one of them can be used at one time



3.12 UNIVERSAL SERIAL BUS(USB)



Figure 3-10. USB

Figure 3-9 shows the USB module connection with MC68SZ328. A USB transceiver is already built on board for interfacing with external USB host.



3.13 SINGLE TONE GENERATOR



Figure 3-11. Single Tone Generator

The M68SZ328ADS is equipped with Citizen single tone generator CHB-03E. As shown in Figure 3-11, a simple transistor circuit is used to interface the CHB-03E with the PWMO pin of MC68SZ328.

3.14 LOGIC ANALYZER INTERFACE

To provide an convenient way of connecting on-board signals to a logic analyzer, ADS board provides four 38-pin headers for direct plug-in. Pin assign ments to these four headers are shown in Figure 3-12.

F	P 11	_		P12	2			P1	3		_	P14	4	
NC 1	2	NC	NC	1	2	NC	NC	1	2	NC	NC	1	2	NC
GND 3	3 4	NC	GND	3	4	NC	GND	3	4	NC	GND	3	4	NC
NC 5	; 6	SDCLK	NC	5	6	CLKO	NC	5	6	NC	NC	5	6	NC
D15 7	' 8	SDCLK	A15	7	8	CLKO	REV	7	8	LD15	PJ2	7	8	PB5
D14 9) 10	SDCLKE1	A14	9	10	OEB	CLS	9	10	LD14	PJ0	9	10	PB4
D13 1	1 12	SDCLKE0	A13	11	12	WEB	PS	11	12	LD13	PJ1	11	12	CSC1B
D12 1	3 14	DWEB	A12	13	14	LWEB	SPL	13	14	LD12	PJ3	13	14	CSC0B
D11 1	5 16	SDCASB	A11	15	16	UWEB	LCONTRAST	15	16	LD11	PWMO2	15	16	EMUCSB
D10 1	7 18	SDRASB	A10	17	18	PG0	ACD	17	18	LD10	PE0	17	18	EMUIRQB
D9 1	9 20	SDCS1B	A9	19	20	RSTB	SCLK	19	20	LD9	PE1	19	20	PG5
D8 2	21 22	SDCS0B	A8	21	22	A24	LP	21	22	LD8	CTS2B	21	22	PG3
D7 2	23 24	DQMH	A7	23	24	A23	FRM	23	24	LD7	RTS2B	23	24	USBD_AFE
D6 2	<u>25</u> 26	DQML	A6	25	26	A22	PWMO1	25	26	LD6	TXD2	25	26	USBD_ROEB
D5 2	27 28	MA11	A5	27	28	A21	MMC_DAT3	27	28	LD5	RXD2	27	28	USBD_VMO
D4 2	<u>9</u> 30	MA10	A4	29	30	A20	MMC_DAT2	29	30	LD4	PE3	29	30	USBD_VPO
D3 3	31 32	CSB1B	A3	31	32	A19	MMC_DAT1	31	32	LD3	CTS1B	31	32	USBD_SUSPND
D2 3	33 34	CSB0B	A2	33	34	A18	MMC_DAT0	33	34	LD2	RTS1B	33	34	USBD_RCV
D1 3	35 36	CSA1B	A1	35	36	A17	MMC_CMD	35	36	LD1	TXD1	35	36	USBD_VP
D0 3	37 38	CSA0B	A0	37	38	A16	MMC_CLK	37	38	LD0	RXD1	37	38	USBD_VM
]												

Figure 3-12. Logic Analyzer Connectors



3.15 EXPANSION CONNECTORS

The M68SZ328ADS provides basic features for software development and evaluation. If user wants to add application subsystem to M68SZ328ADS, it can utililize the signals provided on 32x3 local bus connector (P15) and 16x3 local bus connector (P16). Some of these MC68SZ328 signals are used by the on-board modules. If users want to use any of these signals for their daughter card, the corresponding on-board module may have to be disabled to avoid contention.

The pin assignments for extension connectors are shown in Table 3-7 and Table 3-8.

1 GND GND GND 2 D0 D1 D2 3 D3 D4 D5 4 D6 D7 D8 5 D9 D10 D11 6 D12 D13 D14 7 D15 CSA0 CSA1 8 PB0/CSB0 PB1/CSB1 PB2/CSC0 9 PB3/CSC1 PB4/CSD0 PB5/CSD1 10 P66/TIN1/TOUT1 PB7/PWM01 PC0/LD0 11 PC1/LD1 PC2/LD2 PC3/LD3 12 PC4/FRM/VSYNC PC5/LP/HSYNC PC6/SCLK 13 PC7/ACD/OE PD0/SPL/SPR PD1/PS 14 PD2/CLS PD3/REV PD4/IRO1 15 PD5/IRQ2 PC6/IRQ3 PD7/IRQ6 16 N.C. N.C. N.C. 17 PM4/SDWE/DWE PE4/RXD1 PE5/TXD1 18 PE6/RTS1 PE7/CTS1 PF0/LCONTRAST 19 PE2/A24 </th <th>Pin#</th> <th>Α</th> <th>В</th> <th>С</th>	Pin#	Α	В	С
2 D0 D1 D2 3 D3 D4 D5 4 D6 D7 D8 5 D9 D10 D11 6 D12 D13 D14 7 D15 CSA0 CSA1 8 P80/CSB0 PB1/CSB1 PB2/CSC0 9 P83/CSC1 P84/CSD0 PB5/CSD1 10 P86/TIN1/TOUT1 P87/PWM01 PC0/LD0 11 PC1/LD1 PC2/LD2 PC3/LD3 12 PC4/FRM/VSYNC PC5/LP/HSYNC PC6/SCLK 13 PC7/ACD/OE PD0/SPL/SPR PD1/PS 14 PD2/CLS PD4/REV PD4/RO1 15 PD5/IRQ2 PD6/IRQ3 PD7/IRQ6 16 N.C. N.C. N.C. 17 PM4/SDWE/DWE PE4/RXD1 PE5/TXD1 18 PE6/RTS1 PE7/CTS1 PF0/LCONTRAST 19 PE2/A24 PF2/CLKO PG1/A0/MA0 20	1	GND	GND	GND
3 D3 D4 D5 4 D6 D7 D8 5 D9 D10 D11 6 D12 D13 D14 7 D15 CSA0 CSA1 8 PB0/CSB0 PB1/CSB1 PB2/CSC0 9 PB3/CSC1 PB4/CSD0 PB5/CSD1 10 PB6/TIN1/TOUT1 PB7/PWM01 PC0/LD0 11 PC1/LD1 PC2/LD2 PC3/LD3 12 PC4/FRM/VSYNC PC5/LP/HSYNC PC6/SCLK 13 PC7/ACD/OE PD0/SPL/SPR PD1/PS 14 PD2/LS PD3/REV PD4/IRQ1 15 PD5/IRQ2 PD6/IRQ3 PD7/IRO6 16 N.C. N.C. N.C. 17 PM4/SDWE/DWE PE4/RXD1 PE5/TXD1 18 PE6/RTS1 PE7/CTS1 PF0/LCONTRAST 19 PE2/A24 PF2/CLKO PG1/A0/MA0 20 A1/MA1 A2/MA2 A3/MA3	2	D0	D1	D2
4 D6 D7 D8 5 D9 D10 D11 6 D12 D13 D14 7 D15 CSA0 CSA1 8 PB0/CSB0 PB1/CSB1 PB2/CSC0 9 PB3/CSC1 PB4/CSD0 PB5/CSD1 10 PB6/TIN1/TOUT1 PB7/PWM01 PC0/LD0 11 PC1/LD1 PC2/LD2 PC3/LD3 12 PC4/FRM/VSYNC PC5/LP/HSYNC PC6/SCLK 13 PC7/ACD/OE PD0/SPL/SPR PD1/PS 14 PD2/CLS PD3/REV PD4/IRQ1 15 PD5/IRQ2 PD6/IRQ3 PD7/IRQ6 16 N.C. N.C. N.C. 17 PM4/SDWE/DWE PE4/RXD1 PE5/TXD1 18 PE6/RTS1 PE7/CTS1 PF0/LCONTRAST 19 PE2/A24 PF2/CLKO PG1/A0/MA0 20 A1/MA1 A2/MA2 A3/MA3 21 A4/MA4 A5/MA5 A6/MA6 <tr< th=""><th>3</th><th>D3</th><th>D4</th><th>D5</th></tr<>	3	D3	D4	D5
5 D9 D10 D11 6 D12 D13 D14 7 D15 CSA0 CSA1 8 PB0/CSB0 PB1/CSB1 PB2/CSC0 9 PB3/CSC1 PB4/CSD0 PB5/CSD1 10 PB6/TIN1/TOUT1 PB7/PWM01 PC0/LD0 11 PC1/LD1 PC2/LD2 PC3/LD3 12 PC4/FRM/VSYNC PC5/LP/HSYNC PC6/SCLK 13 PC7/ACD/OE PD0/SPL/SPR PD1/PS 14 PD2/CLS PD3/REV PD4/IRQ1 15 PD5/IRQ2 PD6/IRQ3 PD7/IRQ6 16 N.C. N.C. N.C. 17 PM4/SDWE/DWE PE4/RXD1 PE5/TXD1 18 PE6/RTS1 PE7/CTS1 PF0/LCONTRAST 19 PE2/A24 PF2/CLKO PG1/A0/MA0 20 A1/MA1 A2/MA2 A3/MA3 21 A4/MA4 A5/MA5 A6/MA6 22 A7/MA7 A8/MA8 A9/MA9	4	D6	D7	D8
6 D12 D13 D14 7 D15 CSA0 CSA1 8 PB0/CSB0 PB1/CSB1 PB2/CSC0 9 PB3/CSC1 PB4/CSD0 PB5/CSD1 10 PB6/TIN1/TOUT1 PB7/PWM01 PC0/LD0 11 PC1/LD1 PC2/LD2 PC3/LD3 12 PC4/FRM/VSYNC PC5/LP/HSYNC PC6/SCLK 13 PC7/ACD/OE PD0/SPL/SPR PD1/PS 14 PD2/CLS PD3/REV PD4/IRQ1 15 PD5/IRQ2 PD6/IRQ3 PD7/IRQ6 16 N.C. N.C. N.C. 17 PM4/SDWE/DWE PE4/RXD1 PE5/TXD1 18 PE6/RTS1 PE7/CTS1 PF0/LCONTRAST 19 PE2/A24 PF2/CLKO PG1/A0/MA0 20 A1/MA1 A2/MA2 A3/MA3 21 A4/MA4 A5/MA5 A6/MA6 22 A7/MA7 A8/MA8 A9/MA9 23 A10 A11 A12	5	D9	D10	D11
7 D15 CSA0 CSA1 8 PB0/CSB0 PB1/CSB1 PB2/CSC0 9 PB3/CSC1 PB4/CSD0 PB5/CSD1 10 PB6/TIN1/TOUT1 PB7/PWM01 PC0/LD0 11 PC1/LD1 PC2/LD2 PC3/LD3 12 PC4/FRM/VSYNC PC5/LP/HSYNC PC6/SCLK 13 PC7/ACD/OE PD0/SPL/SPR PD1/PS 14 PD2/CLS PD3/REV PD4/IRQ1 15 PD5/IRQ2 PD6/IRQ3 PD7/IRQ6 16 N.C. N.C. N.C. 17 PM4/SDWE/DWE PE4/RXD1 PE5/TXD1 18 PE6/RTS1 PE7/CTS1 PF0/LCONTRAST 19 PE2/A24 PF2/CLKO PG1/A0/MA0 20 A1/MA1 A2/MA2 A3/MA3 21 A4/MA4 A5/MA5 A6/MA6 22 A7/MA7 A8/MA8 A9/MA9 23 A10 A11 A12 24 A13 A14 A15	6	D12	D13	D14
8 PB0/CSB0 PB1/CSB1 PB2/CSC0 9 PB3/CSC1 PB4/CSD0 PB5/CSD1 10 PB6/TIN1/TOUT1 PB7/PWM01 PC0/LD0 11 PC1/LD1 PC2/LD2 PC3/LD3 12 PC4/FRM/VSYNC PC5/LP/HSYNC PC6/SCLK 13 PC7/ACD/OE PD0/SPL/SPR PD1/PS 14 PD2/CLS PD3/REV PD4/IRQ1 15 PD5/IRQ2 PD6/IRQ3 PD7/IRQ6 16 N.C. N.C. N.C. 17 PM4/SDWE/DWE PE4/RXD1 PE5/TXD1 18 PE6/RTS1 PE7/CTS1 PF0/LCONTRAST 19 PE2/A24 PF2/CLKO PG1/A0/MA0 20 A1/MA1 A2/MA2 A3/MA3 21 A4/MA4 A5/MA5 A6/MA6 22 A7/MA7 A8/MA8 A9/MA9 23 A10 A11 A12 24 A13 A14 A15 25 A16/SDBIA9 A17 A18<	7	D15	CSA0	CSA1
9 PB3/CSC1 PB4/CSD0 PB5/CSD1 10 PB6/TIN1/TOUT1 PB7/PWM01 PC0/LD0 11 PC1/LD1 PC2/LD2 PC3/LD3 12 PC4/FRM/VSYNC PC5/LP/HSYNC PC6/SCLK 13 PC7/ACD/OE PD0/SPL/SPR PD1/PS 14 PD2/CLS PD3/REV PD4/IRQ1 15 PD5/IRQ2 PD6/IRQ3 PD7/IRQ6 16 N.C. N.C. N.C. 17 PM4/SDWE/DWE PE4/RXD1 PE5/TXD1 18 PE6/RTS1 PE7/CTS1 PF0/LCONTRAST 19 PE2/A24 PF2/CLKO PG1/A0/MA0 20 A1/MA1 A2/MA2 A3/MA3 21 A4/MA4 A5/MA5 A6/MA6 22 A7/MA7 A8/MA8 A9/MA9 23 A10 A11 A12 24 A13 A14 A15 25 A16/SDBIA9 A17 A18 26 A19 PF3/A20 PF4/A21	8	PB0/CSB0	PB1/CSB1	PB2/CSC0
10 PB6/TIN1/TOUT1 PB7/PWMO1 PC0/LD0 11 PC1/LD1 PC2/LD2 PC3/LD3 12 PC4/FRM/VSYNC PC5/LP/HSYNC PC6/SCLK 13 PC7/ACD/OE PD0/SPL/SPR PD1/PS 14 PD2/CLS PD3/REV PD4/IRQ1 15 PD5/IRQ2 PD6/IRQ3 PD7/IRQ6 16 N.C. N.C. N.C. 17 PM4/SDWE/DWE PE4/RXD1 PE5/TXD1 18 PE6/RTS1 PE7/CTS1 PF0/LCONTRAST 19 PE2/A24 PF2/CLKO PG1/A0/MA0 20 A1/MA1 A2/MA2 A3/MA3 21 A4/MA4 A5/MA5 A6/MA6 22 A7/MA7 A8/MA8 A9/MA9 23 A10 A11 A12 24 A13 A14 A15 25 A16/SDBIA9 A17 A18 26 A19 PF3/A20 PF4/A21 27 PF5/A22 PF6/A23 PG2/EMUIRQ	9	PB3/CSC1	PB4/CSD0	PB5/CSD1
11 PC1/LD1 PC2/LD2 PC3/LD3 12 PC4/FRM/VSYNC PC5/LP/HSYNC PC6/SCLK 13 PC7/ACD/OE PD0/SPL/SPR PD1/PS 14 PD2/CLS PD3/REV PD4/IRQ1 15 PD5/IRQ2 PD6/IRQ3 PD7/IRQ6 16 N.C. N.C. N.C. 17 PM4/SDWE/DWE PE4/RXD1 PE5/TXD1 18 PE6/RTS1 PE7/CTS1 PF0/LCONTRAST 19 PE2/A24 PF2/CLKO PG1/A0/MA0 20 A1/MA1 A2/MA2 A3/MA3 21 A4/MA4 A5/MA5 A6/MA6 22 A7/MA7 A8/MA8 A9/MA9 23 A10 A11 A12 24 A13 A14 A15 25 A16/SDBIA9 A17 A18 26 A19 PF3/A20 PF4/A21 27 PF5/A22 PF6/A23 PG2/EMUIRQ 28 PG3/P/D PG4/EMUCS PG5/EMUBRK	10	PB6/TIN1/TOUT1	PB7/PWMO1	PC0/LD0
12 PC4/FRM/VSYNC PC5/LP/HSYNC PC6/SCLK 13 PC7/ACD/OE PD0/SPL/SPR PD1/PS 14 PD2/CLS PD3/REV PD4/IRQ1 15 PD5/IRQ2 PD6/IRQ3 PD7/IRQ6 16 N.C. N.C. N.C. 17 PM4/SDWE/DWE PE4/RXD1 PE5/TXD1 18 PE6/RTS1 PE7/CTS1 PF0/LCONTRAST 19 PE2/A24 PF2/CLKO PG1/A0/MA0 20 A1/MA1 A2/MA2 A3/MA3 21 A4/MA4 A5/MA5 A6/MA6 22 A7/MA7 A8/MA8 A9/MA9 23 A10 A11 A12 24 A13 A14 A15 25 A16/SDBIA9 A17 A18 26 A19 PF3/A20 PF4/A21 27 PF5/A22 PF6/A23 PG2/EMUIRQ 28 PG3/P/D PG4/EMUCS PG5/EMUBRK 29 PG0/BUSW/DTACK RST OE </th <th>11</th> <th>PC1/LD1</th> <th>PC2/LD2</th> <th>PC3/LD3</th>	11	PC1/LD1	PC2/LD2	PC3/LD3
13 PC7/ACD/OE PD0/SPL/SPR PD1/PS 14 PD2/CLS PD3/REV PD4/IRQ1 15 PD5/IRQ2 PD6/IRQ3 PD7/IRQ6 16 N.C. N.C. N.C. 17 PM4/SDWE/DWE PE4/RXD1 PE5/TXD1 18 PE6/RTS1 PE7/CTS1 PF0/LCONTRAST 19 PE2/A24 PF2/CLKO PG1/A0/MA0 20 A1/MA1 A2/MA2 A3/MA3 21 A4/MA4 A5/MA5 A6/MA6 22 A7/MA7 A8/MA8 A9/MA9 23 A10 A11 A12 24 A13 A14 A15 25 A16/SDBIA9 A17 A18 26 A19 PF3/A20 PF4/A21 27 PF5/A22 PF6/A23 PG2/EMUIRQ 28 PG3/P/D PG4/EMUCS PG5/EMUBRK 29 PG0/BUSW/DTACK RST OE 30 UWE/U LWE/LB N.C.	12	PC4/FRM/VSYNC	PC5/LP/HSYNC	PC6/SCLK
14 PD2/CLS PD3/REV PD4/IRQ1 15 PD5/IRQ2 PD6/IRQ3 PD7/IRQ6 16 N.C. N.C. N.C. 17 PM4/SDWE/DWE PE4/RXD1 PE5/TXD1 18 PE6/RTS1 PE7/CTS1 PF0/LCONTRAST 19 PE2/A24 PF2/CLKO PG1/A0/MA0 20 A1/MA1 A2/MA2 A3/MA3 21 A4/MA4 A5/MA5 A6/MA6 22 A7/MA7 A8/MA8 A9/MA9 23 A10 A11 A12 24 A13 A14 A15 25 A16/SDBIA9 A17 A18 26 A19 PF3/A20 PF4/A21 27 PF5/A22 PF6/A23 PG2/EMUIRQ 28 PG3/P/D PG4/EMUCS PG5/EMUBRK 29 PG0/BUSW/DTACK RST OE 30 UWE/U LWE/LB N.C. 31 N.C. VCC VCC	13	PC7/ACD/OE	PD0/SPL/SPR	PD1/PS
15 PD5/ĪRQ2 PD6/ĪRQ3 PD7/ĪRQ6 16 N.C. N.C. N.C. 17 PM4/SDWE/DWE PE4/RXD1 PE5/TXD1 18 PE6/RTS1 PE7/CTS1 PF0/LCONTRAST 19 PE2/A24 PF2/CLKO PG1/A0/MA0 20 A1/MA1 A2/MA2 A3/MA3 21 A4/MA4 A5/MA5 A6/MA6 22 A7/MA7 A8/MA8 A9/MA9 23 A10 A11 A12 24 A13 A14 A15 25 A16/SDBIA9 A17 A18 26 A19 PF3/A20 PF4/A21 27 PF5/A22 PF6/A23 PG2/EMUIRQ 28 PG3/P/D PG4/EMUCS PG5/EMUBRK 29 PG0/BUSW/DTACK RST OE 30 UWE/U LWE/LB N.C. 31 N.C. PK1/R/W/WE N.C. 32 VCC VCC VCC	14	PD2/CLS	PD3/REV	PD4/IRQ1
16 N.C. N.C. N.C. 17 PM4/SDWE/DWE PE4/RXD1 PE5/TXD1 18 PE6/RTS1 PE7/CTS1 PF0/LCONTRAST 19 PE2/A24 PF2/CLKO PG1/A0/MA0 20 A1/MA1 A2/MA2 A3/MA3 21 A4/MA4 A5/MA5 A6/MA6 22 A7/MA7 A8/MA8 A9/MA9 23 A10 A11 A12 24 A13 A14 A15 25 A16/SDBIA9 A17 A18 26 A19 PF3/A20 PF4/A21 27 PF5/A22 PF6/A23 PG2/EMUIRQ 28 PG3/P/D PG4/EMUCS PG5/EMUBRK 29 PG0/BUSW/DTACK RST OE 30 UWE/U LWE/LB N.C. 31 N.C. PK1/R/W/WE N.C. 32 VCC VCC VCC	15	PD5/IRQ2	PD6/IRQ3	PD7/IRQ6
17 PM4/SDWE/DWE PE4/RXD1 PE5/TXD1 18 PE6/RTS1 PE7/CTS1 PF0/LCONTRAST 19 PE2/A24 PF2/CLKO PG1/A0/MA0 20 A1/MA1 A2/MA2 A3/MA3 21 A4/MA4 A5/MA5 A6/MA6 22 A7/MA7 A8/MA8 A9/MA9 23 A10 A11 A12 24 A13 A14 A15 25 A16/SDBIA9 A17 A18 26 A19 PF3/A20 PF4/A21 27 PF5/A22 PF6/A23 PG2/EMUIRQ 28 PG3/P/D PG4/EMUCS PG5/EMUBRK 29 PG0/BUSW/DTACK RST OE 30 UWE/U LWE/LB N.C. 31 N.C. PK1/R/W/WE N.C. 32 VCC VCC VCC	16	N.C.	N.C.	N.C.
18 PE6/RTS1 PE7/CTS1 PF0/LCONTRAST 19 PE2/A24 PF2/CLKO PG1/A0/MA0 20 A1/MA1 A2/MA2 A3/MA3 21 A4/MA4 A5/MA5 A6/MA6 22 A7/MA7 A8/MA8 A9/MA9 23 A10 A11 A12 24 A13 A14 A15 25 A16/SDBIA9 A17 A18 26 A19 PF3/A20 PF4/A21 27 PF5/A22 PF6/A23 PG2/EMUIRQ 28 PG3/P/D PG4/EMUCS PG5/EMUBRK 29 PG0/BUSW/DTACK RST OE 30 UWE/U LWE/LB N.C. 31 N.C. PK1/R/W/WE N.C. 32 VCC VCC VCC	17	PM4/SDWE/DWE	PE4/RXD1	PE5/TXD1
19 PE2/A24 PF2/CLKO PG1/A0/MA0 20 A1/MA1 A2/MA2 A3/MA3 21 A4/MA4 A5/MA5 A6/MA6 22 A7/MA7 A8/MA8 A9/MA9 23 A10 A11 A12 24 A13 A14 A15 25 A16/SDBIA9 A17 A18 26 A19 PF3/A20 PF4/A21 27 PF5/A22 PF6/A23 PG2/EMUIRQ 28 PG3/P/D PG4/EMUCS PG5/EMUBRK 29 PG0/BUSW/DTACK RST OE 30 UWE/U LWE/LB N.C. 31 N.C. PK1/R/W/WE N.C. 32 VCC VCC VCC	18	PE6/RTS1	PE7/CTS1	PF0/LCONTRAST
20 A1/MA1 A2/MA2 A3/MA3 21 A4/MA4 A5/MA5 A6/MA6 22 A7/MA7 A8/MA8 A9/MA9 23 A10 A11 A12 24 A13 A14 A15 25 A16/SDBIA9 A17 A18 26 A19 PF3/A20 PF4/A21 27 PF5/A22 PF6/A23 PG2/EMUIRQ 28 PG3/P/D PG4/EMUCS PG5/EMUBRK 29 PG0/BUSW/DTACK RST OE 30 UWE/U LWE/LB N.C. 31 N.C. PK1/R/W/WE N.C. 32 VCC VCC VCC	19	PE2/A24	PF2/CLKO	PG1/A0/MA0
21 A4/MA4 A5/MA5 A6/MA6 22 A7/MA7 A8/MA8 A9/MA9 23 A10 A11 A12 24 A13 A14 A15 25 A16/SDBIA9 A17 A18 26 A19 PF3/A20 PF4/A21 27 PF5/A22 PF6/A23 PG2/EMUIRQ 28 PG3/P/D PG4/EMUCS PG5/EMUBRK 29 PG0/BUSW/DTACK RST OE 30 UWE/U LWE/LB N.C. 31 N.C. PK1/R/W/WE N.C. 32 VCC VCC VCC	20	A1/MA1	A2/MA2	A3/MA3
22 A7/MA7 A8/MA8 A9/MA9 23 A10 A11 A12 24 A13 A14 A15 25 A16/SDBIA9 A17 A18 26 A19 PF3/A20 PF4/A21 27 PF5/A22 PF6/A23 PG2/EMUIRQ 28 PG3/P/D PG4/EMUCS PG5/EMUBRK 29 PG0/BUSW/DTACK RST OE 30 UWE/U LWE/LB N.C. 31 N.C. PK1/R/W/WE N.C. 32 VCC VCC VCC	21	A4/MA4	A5/MA5	A6/MA6
23 A10 A11 A12 24 A13 A14 A15 25 A16/SDBIA9 A17 A18 26 A19 PF3/A20 PF4/A21 27 PF5/A22 PF6/A23 PG2/EMUIRQ 28 PG3/P/D PG4/EMUCS PG5/EMUBRK 29 PG0/BUSW/DTACK RST OE 30 UWE/U LWE/LB N.C. 31 N.C. PK1/R/W/WE N.C. 32 VCC VCC VCC	22	A7/MA7	A8/MA8	A9/MA9
24 A13 A14 A15 25 A16/SDBIA9 A17 A18 26 A19 PF3/A20 PF4/A21 27 PF5/A22 PF6/A23 PG2/EMUIRQ 28 PG3/P/D PG4/EMUCS PG5/EMUBRK 29 PG0/BUSW/DTACK RST OE 30 UWE/U LWE/LB N.C. 31 N.C. PK1/R/W/WE N.C. 32 VCC VCC VCC	23	A10	A11	A12
25 A16/SDBIA9 A17 A18 26 A19 PF3/A20 PF4/A21 27 PF5/A22 PF6/A23 PG2/EMUIRQ 28 PG3/P/D PG4/EMUCS PG5/EMUBRK 29 PG0/BUSW/DTACK RST OE 30 UWE/U LWE/LB N.C. 31 N.C. PK1/R/W/WE N.C. 32 VCC VCC VCC	24	A13	A14	A15
26 A19 PF3/A20 PF4/A21 27 PF5/A22 PF6/A23 PG2/EMUIRQ 28 PG3/P/D PG4/EMUCS PG5/EMUBRK 29 PG0/BUSW/DTACK RST OE 30 UWE/U LWE/LB N.C. 31 N.C. PK1/R/W/WE N.C. 32 VCC VCC VCC	25	A16/SDBIA9	A17	A18
27 PF5/A22 PF6/A23 PG2/EMUIRQ 28 PG3/P/D PG4/EMUCS PG5/EMUBRK 29 PG0/BUSW/DTACK RST OE 30 UWE/U LWE/LB N.C. 31 N.C. PK1/R/W/WE N.C. 32 VCC VCC VCC	26	A19	PF3/A20	PF4/A21
28 PG3/P/D PG4/EMUCS PG5/EMUBRK 29 PG0/BUSW/DTACK RST OE 30 UWE/U LWE/LB N.C. 31 N.C. PK1/R/W/WE N.C. 32 VCC VCC VCC	27	PF5/A22	PF6/A23	PG2/EMUIRQ
29 PG0/BUSW/DTACK RST OE 30 UWE/U LWE/LB N.C. 31 N.C. PK1/R/W/WE N.C. 32 VCC VCC VCC	28	PG3/P/D	PG4/EMUCS	PG5/EMUBRK
30 UWE/U LWE/LB N.C. 31 N.C. PK1/R/W/WE N.C. 32 VCC VCC VCC	29	PG0/BUSW/DTACK	RST	OE
31 N.C. PK1/R/W/WE N.C. 32 VCC VCC VCC	30	UWE/U	LWE/LB	N.C.
32 VCC VCC VCC	31	N.C.	PK1/R/W/WE	N.C.
	32	VCC	VCC	VCC

Table 3-7. Pin Assignments of P15



SECTION 3 Hardware Description and Board Operation

Pin#	Α	В	С
1	GND	GND	GND
2	PM0/SDCLK	PM1/SDCLKE0/DOE	PM2/DQM0
3	PM3/DQM1	PM6/MA10	PM7/MA11
4	PK4/LD4	PK5/LD5	PK6/LD6
5	PK7/LD7	PJ4/RXD2	PJ5/TXD2
6	PJ6/RTS2	PJ7/CTS2	PJ0/MOSI
7	PJ1/MISO	PJ2/SPICLK	PJ3/SS
8	PK0/DATA_READY/PWMO2	PP0/LD8	PP1/LD9
9	PP2/LD10	PP3/LD11	PP4/LD12
10	PP5/LD13	PP6/LD14	PP7/LD15
11	PG6/CSE/SDCS0/RAS0	PG7/CSF/SDCS1/RAS1	PM5/SDCLKE1
12	PK2/SDRAS/CAS0	PK3/SDCAS/CAS1	PF1/TIN2/TOUT2
13	PE3/UCLK	PE1/SCL	PE0/SDA
14	NC	NC	NC
15	NC	NC	NC
16	VCC	VCC	VCC

Table 3-8. Pin Assignment of P16

3.16 POWER SUPPLY

There are two power input connectors on the ADS, P1 and P2. P1 is designed for external 3V DC main power supply, which supplies power to the MC68SZ328 processor and most of the on-board components. P2 is used to supply power for memory modules. Figure 3-13 locates the power connectors and their polarity.



Figure 3-13. Power Connectors



Section 4 Appendix

Appendix A	Resistive Touch Panel Operation

- Appendix B Programming On-board Flash Memory
- Appendix C Monitor Initialization Code
- Appendix D M68SZ328ADS Schematic
- Appendix E Difference between SZADS Ver1.0 and Ver1.1
- Appendix F How to Use BBUG Windows Version





Appendix A - Resistive touch panel operation

APPENDIX A <u>RESISTIVE TOUCH PANEL OPERATION</u>

A.1 OVERVIEW

M68SZ328ADS features pen input through a resistive-film sensing panel. This type of panel provides high flexibility by accepting input form any kind of stimulus including fingers, which is most suitable for portable use. User can select a specific touch panel or order an LCD module which includes a touch resistive panel. This section describes the basic concepts of pen input and the required interface with the M68SZ328ADS.



A.2 GENERAL CONCEPTS OF RESISTIVE PANELS

Basically, resistive panel consists of two transparent resistive layers separated by insulating spacers as shown in Figure 1



Figure A-1. Resistive Touch Panel

Transparent Resistive Layer

-resistive material such as an indium tin oxide (ITO) film is coated on dielectric (insulating) substrate, usually glass on bottom and plastic on top for actuation.

Bars

-highly conductive material such as silver ink, about 1000 times more conductive than ITO.

Spacers

-The resistive panel works by applying a voltage gradient across one conductive layer and measuring the voltage at the point of contact with the opposing conductive layer. For instance, as shown in Figure 2, the resistive film acts as a series of resistors.





Figure A-2. Determination of X,Y Position

When a point is contacted, it means the two opposing conductive layers come into electrical contact. The x position of actuation can be determined by mea suring the output voltage of the y layer. At the same time, the y position can be find out by measuring the x layer. The exact position can be determined by referencing the output voltage to the distance relationship.



APPENDIX B PROGRAMMING ON-BOARD FLASH MEMORY

B.1 OVERVIEW

The Flash memory on the ADS board cannot be written directly. A special program command sequence is required to unlock it before starting the write process. A flash program is therefore provided with the ADS board for helping users to do re-programming. The sections below will describe the program and provide further information about the process and other required elements.

It is recommended that user should have a basic understanding of bootstrap mode operation of MC68SZ328 before reading the material below. For more details on Bootstrap mode, please refer to the MC68SZ328 user's manual.

B.2 ELEMENTS FOR PROGRAMMING THE FLASH

The following files are necessary for programming the Flash memory

- 1. SZADSTOOLS including BBUGSZ.EXE and STOB.EXE
- 2. INIT.B b-record for initialize the ADS
- 3. FLASHNML.B b-record for programming flash. ROM image is copied from RAM area to the Flash memory area
- 4. ROM.B ROM image of user program in b-record/s-record format.





Figure B-1. Method of programming on-board Flash memory

Flash memory can be programmed in bootstrap mode. First, a ROM image and a flash program are downloaded to the system memory by loading their b-records. Then, run the flash program. It will execute the Flash program com mand sequence and copy the ROM image from the system RAM to the Flash memory. The detailed steps are as follows.

1. Force the MC68SZ328 into bootstrap mode by turning S2-8 on and pressing RESET switch once.

2. Use BBUGSZ.EXE or TERMINAL program to communicate with the M68SZ328ADS through RS232 port of a PC.

3. Initialize the internal registers of DragonBall-SZ by loading the INIT.B.

2. Use BBUGSZ.EXE or TERMINAL program to communicate with the M68SZ328ADS through RS232 port of a PC.

4. Load FLASHNML.B (the Flash Program) and ROM.B (the ROM image) to system RAM (SDRAM on M68SZ328ADS).



5. Execute the Flash Program by using the execution B-record. For example, if the starting address of Flash Program is 0x2000, the execution B-record is then "0000200000".

B.4 OFFSET ADDRESS OF ROM IMAGE

Figure 1The ROM image is first put to the system RAM before it is copied to Flash. In order to create S-record/B-record with download address different from its execution address, an OFFSET is sometimes required to be specified in downloader program.

For example, when using SDS's DOWN.EXE to generate the s-record, the "-w offset" parameter can be used to specify this offset value. Please refer to the SingleStep User Guide for using this command.

B.5 FLASH PROGRAM

Listed below is the source code of the flash Program which contains the necessary steps to write the flash memory. It executes the flash program command sequence and copies the ROM image from RAM area to the Flash memory area on ADS board. Figure 2 show the flow chart of this program. Different brands of Flash memory may have different program command sequences.

- -Code to copy data from memory into Fujitsu MBM29DL640E flash.
- -It assumes 1 flash chip in word mode.
- ; -This code assumes a top-boot device.
 - -It also assumes that the starting flash address is at the beginning of a sector.

FLASH_BASE .equ

\$0400000

.section .flashinit .extern ____FBUF_START .extern ____FBUF_END .extern ____FLASH_START .globalcopy_to_flash

copy_to_flash:

, ; Set up registers: ;a0 - flash image source start addr (in RAM) ;a1 - flash image source end addr (in RAM) ;a2 - flash image dest addr (in FLASH)



Appendix B - Programming On-board Flash Memory

	move.l move.l move.l	#FBUF_START,a0; source addr of flash image #FBUF_END,a1; end addr of source flash image #FLASH_START,a2; dest addr of flash image					
	move.l move.l	#\$555*2,d1 #\$2aa*2,d2	; load command offset 1 to d1 ; load command offset 2 to d2				
	; ; Erase the ; can be pr ;	next sector. Each se ogrammed.	ector must be erased before it				
erase_l	oop: cmp.l ble	a0,a1 do_compare	; if done copying, verify				
	move.l and.l move.l	a2,d0 #\$ff800000,d0 d0,a3	; calc. base addr of current chip				
	move.w move.w move.w move.w move.w	#\$aa,(d1.l,a3) #\$55,(d2.l,a3) #\$80,(d1.l,a3) #\$aa,(d1.l,a3) #\$55,(d2.l,a3) #\$30,(a2)	; unlock step 1 ; unlock step 2 ; sector erase setup ; unlock step 1 ; unlock step 2 ; erase current sector				
erase_v	erify_loop:						
	move.w cmp.w bne.s	(a2),d0 #\$ffff,d0 erase_verify_loop	; check sector data ; erased? ; if not, keep checking				
do_prog	do_program: ; Get the sector size, which depends on the sector offset. ; This code assumes a top-boot device. It also assumes ; that the starting flash address is at the beginning ; of a sector.						



Appendix B - Programming On-board Flash Memory

	cmp.#\$000 bge.scheck brasize_8k	010000,d0 <_sa134	; is it sa8 or higher? ; if so, do more tests ; otherwise, size is 8K
check_s	a134 cmp.₩\$007 bge.ssize_ brasize_64	7f0000,d0 8k k	; is it sa134 or higher? ; if so, size is 8K ; otherwise, size is 64K
size_8k	move.l#\$00 braprogran	0002000,d0 n_loop	; otherwise, size is 8K
size_64	k move.l#\$00 braprogran	0010000,d0 n_loop	; otherwise, size is 64K
program	n_loop:		
	move.w move.w move.w	#\$aa,(d1.l,a3) #\$55,(d2.l,a3) #\$a0,(d1.l,a3)	; unlock step 1 ; unlock step 2 ; program command
	move.w move.w	(a0),d3 d3,(a2)	; write data to flash
program	n_verify_loo	p:	
	cmp.w bne.s	(a2),d3 program_verify_loop	; data written? ; if not, wait
	add.l add.l	#2,a0 #2,a2	; next word ; next word
	cmp.l ble.s	a0,a1 do_compare	; done copying? ; if so, verify
	sub.l beq bra.s	#2,d0 erase_loop program_loop	; next word ; if end of sector, erase next ; otherwise, copy next word

; Verify that the flash contents were written correctly. do_compare:



Appendix B - Programming On-board Flash Memory

	move.l move.l move.l	#FBUF_START,a0 #FBUF_END,a1 #FLASH_START,a2	; source addr of flash image ; end addr of source flash image ; dest addr of flash image
compare	e_loop: cmp.w bne	(a0)+,(a2)+ prog_fail	
	cmp.l bgt	a0,a1 compare_loop	; is entire image verified? ; if not, repeat
	trap nop	#0	; done
prog_fai	l: trap nop	#1	; failed





Program Command Sequence* (Address/Command):



Figure B-2. Flash Program Algorithm



Appendix C - Monitor Initialization Code

APPENDIX C <u>MONITOR INITIALIZATION CODE</u>

C.1 OVERVIEW

The M68SZ328ADS Board default has a monitor programmed inside for debugging or other purpose. The monitors include Metrowerks(MW) and Single Step Developement(SDS) and it is chosen by DIP switches. The purpose of this section is to teach user how to program the monitor in order that it can be reloaded in case of any changes in flash memory. The procedures will be provided in the following sub-section.

If the user would like to get a source code for reference, it can be found under the CD-ROM:<SZADSTOOLS installed folder>\sourcecode\monitor\

- 1. Metrowerks Source code with serial port selection.(Reset_SZADS_128NI.s)
- 2. Metrowerks Source code using default serial port. (Reset_SZADS_128NI_Px.s)
- 3. SDS Source code. (Sdsnml.h)

The programming process described in this section is a multiboot monitor.(i.e.SDS and MW are included). Apart from it, there are different preferences on chosing monitor. For the detail description on other preferences, and the files, please refer to the file "SZADStools_readme.txt" in the CD-ROM.

C.2 PROCEDURES FOR BURNING MW AND SDS MONITORS

This process requires you to run the BBUGSZ program from the SZADS tools suite. BBUGSZ.EXE is a 16-bit application, so it is better to use it with MS-DOS or Microsoft Windows 95/98/NT, if the O.S. is Windows 2000. it is recommended to use BBUG for Windows.

1. Power the board off and connect the P3(UART Port) of M68SZ328ADS board to COM1 or COM2 of your host PC using a standard serial cable.



2. Move switch S2-8 (BOOTSTRAP) to the ON position. Without this switch, BBUG will report an error. For detail information about DIP switch setting, please refer Section 3 "Hardware description and Board Operation".

3. Copy the S-record file generated by MetroWerks(*.S19) to directory: <SZADSTOOLS installed folder>\sourcecode\monitor\mwsds, rename the file as following:

SZADS_128NI_P0.elf.s19	=>	MWNML0.s19
SZADS_128NI_P1.elf.s19	=>	MWNML1.s19
SZADS_128NI_P2.elf.s19	=>	MWNML2.s19
SZADS_ESRAM_P3.elf.s19	=>	MWNML3.s19

If SDS is purchased, run SDSNMIx.bat in folder: <SZADSTOOLS installed folder>\sourcecode\monitor\SDSNML

4. Execute MWSDS.bat to generate MWSDS.b, copy MWSDS.b to <SZADSTOOLS installed folder>\exe.

- 5. Power on the M68SZ328ADS board, launch BBUGSZ.EXE on PC host.
- 6. Enter the command under BBUGSZ,
 - a. Select the communications port: "1" "1";
 - b. Change baud rate to 115200: "cb" "2";
 - c. Load b recorder of boot image "in mwsds.b";

At this point, BBUGSZ will begin downloading and programming the MetroTRK (and SDS monitor) to the M68SZ328ADS board.

d. Load b recorder of user-defined boot image: "in UserBoot.b",

At this point, BBUGSZ will begin downloading and programming the user-defined boot image to the M68SZ328ADS board.

7. Power off the board and set switch S2-8 (BOOTSTRAP) to the OFF position, set switch S2-1,S2-2 and S2-3 to select monitor type and communicating port.

8. Power the board on. If MetroTRK or SDS was successfully installed, the red LED(beat) will blink.



Appendix C - Monitor Initialization Code

9. To connect the CodeWarrior debugger to the M68SZ328ADS board, connect the serial cable to the appropriate port for the MetroTRK image you used(see list of targets in burn_monitor.txt). Be sure to exit BBUG in order to free the port on the host PC.



Appendix D - M68SZ328ADS Schematics

APPENDIX D <u>M68SZ328ADS SCHEMATICS</u>

The Schematics are divided into two parts :

- 1. The MC68SZ328 CPU Board Ver 1.1 Schematics
- 2. The M68SZ328ADS Peripheral Board Ver 1.1 Schematics

Motorola Semiconductors Hong Kongtb.

D

2 Dai King Street, Tai Po Indstrial Estate, Tai Po, NT, Hong Kong.

Motorola Semiconductors Suzhou DesigCentre.

F

G

11F CCB 27 Shishan Road, SND, Suzhou, Jiangsu, China.

С

Product Name: M68SZ328ADS CPU Board

Version: 1.1

В

NO

Α

File Name: SZADS_CPU_Ver11.DSN Designer: Shark Wu Last Updated: Dec 17, 2001

							Mot 2 Da Mot 11F	Motorola Semiconductors 2 Dai King Street,Tai Po Ind Motorola Suzhou Technolo 11F CCB 27 Shishan Road,			
							Title	M68SZ3	28ADS CPU Board		
							Size A	Docume SZAD	nt Number S_CPU_Ver11.DSN		
							Date:	Thursda	y, January 11, 2001		
A	В	С	D	E	≜	F		3	Н		





Revision History:

Version 1.0: Released for M68SZ328ADS CPU board Ver1.0 PCB.

Version 1.1: Replaced R9 with a 0 ohm resistor.

	Mot 2 D Mot	orola Semiconductors Hong ai King Street,Tai Po Industria	g Kong al Estat entre.
	Title	CCB 27 Shishan Road, SND M68SZ328ADS CPU Board	, Suzho
	Size A	Document Number SZADS_CPU_Ver11.DSN	
		Mot 2 D 11F Title Size	Motorola Semiconductors Hong 2 Dai King Street,Tai Po Industria Motorola Suzhou Technology C 11F CCB 27 Shishan Road, SND Title M68SZ328ADS CPU Board Size Document Number A SZADS CPU Ver11 DSN





a Semiconductors Hong Kong Ltd 1 3 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4			
a Semiconductors Hong Kong Ltd ng Street, TaPo Industrial Estate, TaPo, NT, Hong Kong, La a Suzhou Technology Centre. 27 Shishan Road, SMD, Suzhou, Jiangsu, China. BSJZADS CPUBoard Eument Number Stados CPUBoard Eument Number 21.1		4	
2 a Semiconductors Hong Kong Ltd ng Street, TaPo Industrial Estate, Tai Po, NT, Hong Kong, a Suzhou Technology Cente. 2 27 Shishar Road, SND, Suzhou, Jiangsu, China. 82228ADS CPUBoard current Number sZADS_CPU_Ver11DSN Rev 1.1		3	
1 a Semiconductors Hong Kong Ltd ng Street, TaPo Industrial Estate, Tai Po, NT, Hong Kong, a Suzhou Technology Centre. 3 27 Shishar Road, SND, Suzhou, Jiangsu, China. 85Z328ADS CPUBoard current Number sZADS_CPU_Ver11DSN Rev 1.1		22	
	a Semiconductors Hong Kong Ltd Ig Street, TaPo Industrial Estate, Tai Po, NT, Hong Kong. a Suzhou Technology Centre. 3 27 Shishan Road, SND, Suzhou, Jiangsu, China. BSZ328ADS CPUBoard cument Number ZADS_CPU_Ver11DSN Rev 1.1	1	



NO

CLKO PB6 USBD_SUSPND	
VUSBD_VP USBD_VPO RXD2 RTS2B CTS2B PE0 PE1 PE3 NC2 Uin EADCN RbgN PX2 Py2	3
MMC_CLK MMC_DAT0 MMC_DAT2 SCLK LP LCONTRAST PS CLS TP0 PD4 PD6 LD0 LD2 LD4 LD6 LD10	2
LD12 LD14 LD14 x2 torola Semiconductors Hong Kong Ltd ai King Street, Tai Po Industria state, Tai Po, NT, Hong Kong. torola Suzhou Technology Centre. CCB 27 Shishan Road, SID, Suzhou, Jiangsu, China. M68SZ328ADS CPU Board Document Number SZADS_CPU_Ver11.DSN	1

Motorola Semiconductors Hong Kongtb.

D

2 Dai King Street, Tai Po Indstrial Estate, Tai Po, NT, Hong Kong.

Motorola Semiconductors Suzhou DesigCentre.

F

G

11F CCB 27 Shishan Road, SND, Suzhou, Jiangsu, China.

С

Product Name: M68SZ328ADS Peripheral Board

Version: 1.1

В

NO

Α

File Name: SZADS_Peripheral_Ver11.DSN Designer: Shark Wu Last Updated: Sep 28, 2001

						Motorola 2 Dai Kir Motorola 11F CCE	Semiconductors Hor g Street,Tai Po Industr Suzhou Technology 27 Shishan Road, SNI	ig Ko ial Es Cent D, Su
						Title M68	SZ328ADS Peripheral Boa	ard
						Size Doo A SZA	ument Number \DS_Peripheral_Ver11.DSI	N
						Date: Thu	rsday, January 11, 2001	
A	В	С	D	E 4	F F	G	Н	



Revision History:

5

5

Version 1.0: Released for M68SZ328ADS peripheral board Ver1.0 PCB.

4

3

2

Version 1.1: Fix the errors of Ver10: changed the resistor value of power-reset from 10K to 510K, three pull-up resistors were added for the MONSELx, ASP assignment for touch panel was fixed.

4

	Motorola Semiconductors Hong Kong Ltd 2 Dai King Street,Tai Po Industrial Estate, Tai
	Motorola Suzhou Technology Centre. 11F CCB 27 Shishan Road, SND, Suzhou, Jia
	Title M68SZ328ADS Peripheral Board
	Size Document Number A SZADS_Peripheral_Ver11.DSN
2	Date: Thursday, January 11, 2001 Sheet
3	2







itle M6 Size C Doc SZA Date: Thu

1		
	D	
	с	
	в	
Motorola Semiconductors Hong Kong Ltd 2 Dai King Street, TaPo Industrial Estate, Tai Po, NT, Hong Kong. Motorola Suzhou Technology Centre. 11F CCB 27 Shishar Road, SND, Suzhou, Jiangsu, China. Itle M68SZ328ADS Peripteral Board Ize Document Number C SZADS_Peripteral_Ver11.DSN Iate: Thursday, January 11, 2001 Sheet4of11	A	









PIN#	SIGNAL
2	TXD
3	RXD
7	CTS
8	RTS
5	GND









KEYPAD5

KB5

3

4



NO

5



keypad3









	Motorola Semiconductors Hong Kong Lto 2 Dai King Street,Tai Po Industrial Estate, T
	Motorola Suzhou Technology Centre. 11F CCB 27 Shishan Road, SND, Suzhou, J
	Title M68SZ328ADS Peripheral Board
	Size Document Number A SZADS_Peripheral_Ver11.DSN
4	Date: Thursday, January 11, 2001 Sheet



Memory Card Sockets



NO

P9A MMC/SD	4
9 1 CD/DAT3 CMD VSS1 4 VDD CLK VSS2 DAT0 DAT1 INS WP Common MMC_SD_YAM_Connector	3
P10A VSS VCC SCLK N.C.2 INS N.C.1 SDIO VCC BS VSS	2
MS_YAM_Socket torola Semiconductors Hong Kong Ltd vai King Street, Tai Po Industria State, Tai Po, NT, Hong Kong. torola Suzhou Technology Centre CCB 27 Shishan Road, SID, Suzhou, Jiangsu, China. M68SZ328ADS Peripheral Board Document Number SZADS_Peripheral_Ver11.DSN Thursday, January 11, 2001 Ethort Contended Contende	1

Е





Pin Assignments	for	VME	Connector	P15
-----------------	-----	-----	-----------	-----

PIN#	A	В	C
1	GND	GND	GND
2	DO	D1	D2
3	D3	D4	D5
4	D6	D7	D8
5	D9	D10	D11
6	D12	D13	D14
7	D15	CSA0B	PF1/CSA1B
8	PB0/CSBOB	PB1/CSE1B	PB2/CSCOB
9	PB3/CSC1B	PB4/CSD0B	PB5/CSDLB
10	PB6/TIN1/TOUT1	(CSDOB) PB7/PWM01 (DHMO)	PC0/LD0
11	PC1/ID1	PC2/ID2	PC3/LD3
12	PC4/FRM/VSYNC	PC5/LP/HSYNC	PC6/SCLK
13	PC7/ACD/OE	PD0/SPL/SPR	PD1/PS
14	PD2/CLS (INT2B)	PD3/REV (INT3B)	PD4/IRQ1B
15	PD5/IRQ2B	PD6/IRQ3B	PD7/IRQ6B
16			
17	(SPMTXD) PM4/SDWEB/DWEB	(SPMRXD) PE4/RXD1	(SPMCLK) PE5/TXD1
18	(DWEB) PE6/RTS1B	PE7/CTS1B	PF0/LCONTRAST
19	PE2/A24	PF2/CLKO	PG1/A0/MA0
20	A1/MA1	A2/MA2	A3/MA3
21	A4/MA4	A5/MA5	A6/MA6
22	A7/MA7	A8/MA8	A9/MA9
23	A10	A11	A12
24	A13	A14	A15
25	A16/SDBIA9	A17	A18
26	A19	PF3/A20	PF4/A21
27	PF5/A22	PF6/A23	PG2/EMUIRQB
28	PG3/P_DB	PG4/EMUCSB	PG5/EMUBRKB
29	PG0/BUSW/DFACKB	RSTB	OEB
30	UWEB/UB	LWEB/LB	(LDSB)
31		PK1/R/WB/WEB	
32	VCC	VCC	VCC

Pin Assignments for VME Connector P16

PIN#	A	В	C
1	GND	GND	GND
2	PM0/SDCLK	PM1/SDCLKED/DOEB	PM2/DQM0
3	PM3/DQM1	(SDCE) PM6/MA10 (SDA10)	PM7/MA11
4	PK4/LD4	PK5/ID5	PK6/ID6
5	PK7/LD7	PJ4/RXD2	PJ5/TXD2
6	PJ6/RTS2B	PJ7/CTS2B	PJ0/MOSI
7	PJ1/MISO	PJ2/SPICLK	PJ3/SSB
8	PK0/DATA_READB/PWM	2 PP0/LD8	PP1/LD9
9	PP2/LD10	PP3/LD11	PP4/LD12
10	PP5/LD13	PP6/LD14	PP7/LD15
11	PG6/CSE/SDCS0B/RASOE	B PG7/CSF/SDCSB/RAS1	9 PM5/SDCIKE1
12	PK2/SDRASB/CAS0B	PK3/SDCASE/CAS1E	PF1/TIN2/TOUT2
13	PE3/UCLK	PE1/SCL	PEO/SDA
14	(11.0.)	(14.0.)	(11.0.)
15			
16	VCC	VCC	VCC

1. Text included in "()" are the signal names of which is different from M68SZ328ADS.

2. Although some signals of SZADS look similar thave different usage.

a. MA10 is different from SDA10, MA10 is usuSDRAM(x16bits) A9, while SDA10 is usually connectb. CSD0B/CSD1B of VZADS can be used as chip-

RAS of EDO DRAM, while CSD0B/CSD1B of SZADS can

	5
f M68VZ32 S AD to VZADS, the ually coonected t cted to A10 -select SDRAM o 't	H
torola Semiconductors Hong Kong Ltd Vai King Street, Tai Po Industria State, Tai Po, NT, Hong Kong. torola Suzhou Technology Centre. F CCB 27 Shishan Road, SID, Suzhou, Jiangsu, China. M68SZ328ADS Peripheral Board Document Number SZADS_Peripheral_Ver11.DSN Thursday, January 11, 2001	A



Appendix E - Difference between SZADS Ver1.0 and Ver1.1_

APPENDIX E <u>DIFFERENCE BETWEEN SZADS VER1.0 AND VER1.1</u>

E.1 OVERVIEW

The section below will describe the difference between the Super VZ ADS board Version 1.0 and Version 1.1

E.2 DIFFERENCE BETWEEN TWO VERSIONS

There are 4 main differences between SZADS Ver1.0 and SZADS Ver1.1:

1. PB4 of SZADS is used to select the 3.9/3.5 inch LCD panel in SZADS ver1.1, while reserved in ver1.0;

2. Signal arrangement of Sharp 16bit TFT LCD panel connector - P8 is now the same as that of LCD panel, while in the ver1.0, the sigal of touch panel is twist.

- 3. Monitor select/1/2/3 of S2 is pull up, while float in ver1.0.
- 4. Memory stick connector is replaced with a push-push type connector.



Appendix F - How to Use BBUG Windows Version_

APPENDIX F <u>How to use bbug windows version</u>

F.1 OVERVIEW

BBUG is an application used for programming the monitor or other debugging purpose. The past version is an 16-bit application running under the MS-DOS or Microsoft Windows 95/98/NT environment. For the Windows 2000 environment, it is recommended to use BBUG Windows Version. The section below will show step by step how to use the BBUG windows version. The application file is included in the CD-ROM called _i§ WBBUG EXE

F.2 PROCEDURES USING BBUG WINDOWS VERSION

- 1. Reset SZ ADS.
- 2. Select PC's COM1 or COM2, if feedback error, please check PC's COMx.
- 3. Select UART1 or UART2. If feedback error, please check the cable connecting between ADS UART1 or UART2 and PC's COMx. If there is no connecting problem, reset SZ ADS.
- 4. Select Baud rate 19200bps, 57600bps or 115200bps.
- 5. A) If Wbbug.exe, init.b, flash0.b and flash1.b files are in the same directory, use the Button "Lo init", "Lo flash0" and "Lo flash1".
 - B) Also use the Button "Browser..." to select the file that you want to download, then use the Button "download" to download the file to ADS borad.



Appendix F - How to Use BBUG Windows Version

- C) Memory Display section: you may write address and count area, then use the Button "Display" to display data.
- D) Memory Modify section: you may write address area, then use the Button "Read" to read data from that address; Or you may write value area, then use the Button "Modify" to modify data in the address.
- E) Program Execute section: the file that you download to ADS may execute, you may write address area, then use the Button "Go" to execute it.
- 6. Use the Button "Exit Bbugsz" to shutdown the program.