

Freescale Semiconductor Addendum

Document Number: MSC8157ERMAD Rev. 2.1, 04/2013

Errata to MSC8157E Reference Manual, Rev. 2

This errata describes corrections to the *MSC8157E Reference Manual*, Revision 2. For convenience, the section number and page number of the errata item in the reference manual are provided. Items in bold are new since the last revision of this document.

To locate any published updates for this document, visit our website listed on the back cover of this document.

[™] freescale

© 2013 Freescale Semiconductor, Inc. All rights reserved.



Section, Page No.	Changes
5.3.1, 5-16	In Table 5-9, update RCWLR[29] description to "Reserved. Write to zero for future compatibility."
5.3.1, 5-16	In Table 5-11, remove Exception '2' from Modes 3, 8, 10, 13, 15, 17, 20, 24, 26, 27, and 32; add Exception '3' to Modes 3 and 30.
15.10.52, 15-95	Update SRDS Bank 1 Reset Control Register (SRDSB2RSTCTL) figure and table by changing bit 30 to RST_DONE and bit 29 to RST_ERR. Register figure and Table 15-60 appear as:

SRDB	1RS	ICTL			SRD	S Ban	ık 1 R	eset (Contro	ol Reg	gister			С	ffset (0000h	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	RST REQ	RST_ DONE	RST_ ERR							_							
Туре								R	/W								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
								_	_								
Туре								R	/W								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Table 15-60. SRDSB1RSTCTL Field Descriptions

Bits	Description		Settings
RSTREQ	SerDes Reset Request	0	No reset requested.
31	Resets the SerDes PLL1 lock detection and test circuitry and also resets all logic in all lanes associated with SerDes PLL1. To initiate a SerDes reset, software writes a 1. The reset state machine clears the bit before reset is completed.	1	SerDes reset requested.
	Note: Software can only set this bit but not clear it. If the bit cleared before reset is complete, the reset state machine ignores the change.		
RST_DONE 30	SerDes Reset Done from SerDes State Machine	0	In the middle of the reset sequence (also during software SerDes reset sequence).
		1	SerDes reset sequence done.
RST_ERR	SerDes Reset Error	0	Normal function.
29	No PLL lock before counter time_out	1	PLL lock did not happen in the expected time period.
 28–0	Reserved. Write to zero for future compatibility.		

15.10.56, 15-98

Update Lane A–J General Control Register 0 (L[A–J]GCR0) figure and table by changing bit 22 to RRST and bit 21 to TRST. Register figure and Table 15-64 appear as:

Section	, Page	e No.					С	hange	es								
LAGC	-									Registe				-		0200h	
LBGC	-									Registe				Offset 0240h			
LCGC	-									Registe				Offset 0280h			
LDGC	R0				Lan	e D G	Genera	al Cor	ntrol F	Registe	ər 0			Offset 02C0h			
LEGC	R0				Lan	Lane E General Control Register 0									Offset 0300h		
LFGCR0 Lar						Lane F General Control Register 0								Offset 0340h			
LGGCR0 L					Lan	Lane G General Control Register 0								Offset 0380h			
LHGC	R0				Lane H General Control Register 0									Offset 03C0h			
LIGCR0				Lane I General Control Register 0									Offset 0400h				
LJGCI	R0				Lane J General Control Register 0					Offset 0440				0440h			
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		_		_SEL	-	_		_SEL	—	RRST	TRST			—			
Туре	-	7	R	/W	-	R	R	/W					R				
Reset	0	0	х	Х	0	0	х	х	0	1	0	0	1	х	1	х	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Туре								-	R								
Reset	0	0	х	х	х	х	х	х	0	0	0	0	0	0	0	0	

Bits	Reset	Description	Settings							
	0	Reserved. Write to zero for future compatib								
RRAT_	Configured	Receiver Speed Selection	00	Full speed						
SEL	by Reset	Selects the lane receiver speed	01	Half speed						
29–28			10	Quarter speed						
			11	reserved						
 27–26	0	Reserved. Write to zero for future compatib	oility.							
TRAT_	Configured	Transmitter Speed Selection	00	Full speed						
SEL by Reset		Selects the lane transmitter speed	01	Half speed						
25–24			10	Quarter speed						
			11	reserved						
 23	0	Reserved. Write to zero for future compatib	oility.							
RRST	Configured	Resets Receiver	0	Reset						
22	by Reset		1	Application mode						
TRST	Configured	Resets Transmitter	0	Reset						
21	by Reset	Coming out of POR, it is asserted (1'b0) and deasserts at PLL lock.	1	Application mode						
 200	0	Reserved. Write to zero for future compatib	oility.							

16.1.7.2, 16-10 Throughout section, replace references to "LmGCR0BnGCRm0" with "L[A–J]GCR0."



Section, Page No.

Changes

16.4.2.6, 16-253 In Table 16-124, change bitfield IB*m*T8C*n*DBPR[SIZE] setting 0000h definition to Reserved

How to Reach Us:

Home Page: www.freescale.com Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan @freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

©2013 Freescale Semiconductor, Inc.

Document Number: MSC8157ERMAD Rev. 2.1 04/2013

