How to Reach Us:
USA/Europe/Locations Not Listed:
Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405,
Denver, Colorado 80217
1-480-768-2130
(800) 521-6274

Japan:
Freescale Semiconductor Japan Ltd.
Technical Information Center
3-20-1, Minami-Azabu, Minato-ku
Tokyo 106-8573, Japan
81-3-3440-3569

Asia/Pacific:
Freescale Semiconductor Hong Kong Ltd.
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T. Hong Kong
852-26668334

Home Page:
www.freescale.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Learn More: For more information about Freescale Semiconductor products, please visit www.freescale.com

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2004. All rights reserved.
<table>
<thead>
<tr>
<th>Topic</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Overview</td>
<td>1</td>
</tr>
<tr>
<td>High-Level Language Interface</td>
<td>2</td>
</tr>
<tr>
<td>SPE Operations</td>
<td>3</td>
</tr>
<tr>
<td>Additional Operations</td>
<td>4</td>
</tr>
<tr>
<td>Programming Interface Examples</td>
<td>5</td>
</tr>
<tr>
<td>Revision History</td>
<td>A</td>
</tr>
<tr>
<td>Glossary of Terms and Abbreviations</td>
<td>GLO</td>
</tr>
<tr>
<td>Index</td>
<td>IND</td>
</tr>
</tbody>
</table>
# Contents

<table>
<thead>
<tr>
<th>Paragraph Number</th>
<th>Title</th>
<th>Page Number</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td><strong>About This Book</strong></td>
<td></td>
</tr>
<tr>
<td>Errata and Updates</td>
<td>xix</td>
<td></td>
</tr>
<tr>
<td>Scope</td>
<td>xix</td>
<td></td>
</tr>
<tr>
<td>Audience</td>
<td>xix</td>
<td></td>
</tr>
<tr>
<td>Organization</td>
<td>xx</td>
<td></td>
</tr>
<tr>
<td>Suggested Reading</td>
<td>xx</td>
<td></td>
</tr>
<tr>
<td>General Information</td>
<td>xx</td>
<td></td>
</tr>
<tr>
<td>References</td>
<td>xx</td>
<td></td>
</tr>
<tr>
<td>Related Documentation</td>
<td>xxi</td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>Chapter 1</strong></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>Overview</strong></td>
<td></td>
</tr>
<tr>
<td>1.1</td>
<td>High-Level Language Interface</td>
<td>1-1</td>
</tr>
<tr>
<td>1.2</td>
<td>Application Binary Interface (ABI)</td>
<td>1-1</td>
</tr>
<tr>
<td></td>
<td><strong>Chapter 2</strong></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>High-Level Language Interface</strong></td>
<td></td>
</tr>
<tr>
<td>2.1</td>
<td>Introduction</td>
<td>2-1</td>
</tr>
<tr>
<td>2.2</td>
<td>High-Level Language Interface</td>
<td>2-1</td>
</tr>
<tr>
<td>2.2.1</td>
<td>Data Types</td>
<td>2-2</td>
</tr>
<tr>
<td>2.2.2</td>
<td>Alignment</td>
<td>2-2</td>
</tr>
<tr>
<td>2.2.2.1</td>
<td>Alignment of <em><em>ev64</em> *</em>_ Types</td>
<td>2-2</td>
</tr>
<tr>
<td>2.2.2.2</td>
<td>Alignment of Aggregates and Unions Containing <em><em>ev64</em> *</em>_ Types</td>
<td>2-2</td>
</tr>
<tr>
<td>2.2.3</td>
<td>Extensions of C/C++ Operators for the New Types</td>
<td>2-3</td>
</tr>
<tr>
<td>2.2.3.1</td>
<td>sizeof()</td>
<td>2-3</td>
</tr>
<tr>
<td>2.2.3.2</td>
<td>Assignment</td>
<td>2-3</td>
</tr>
<tr>
<td>2.2.3.3</td>
<td>Address Operator</td>
<td>2-3</td>
</tr>
<tr>
<td>2.2.3.4</td>
<td>Pointer Arithmetic</td>
<td>2-3</td>
</tr>
<tr>
<td>2.2.3.5</td>
<td>Pointer Dereferencing</td>
<td>2-3</td>
</tr>
<tr>
<td>2.2.3.6</td>
<td>Type Casting</td>
<td>2-3</td>
</tr>
<tr>
<td>2.2.4</td>
<td>New Operators</td>
<td>2-4</td>
</tr>
<tr>
<td>2.2.4.1</td>
<td><em><em>ev64</em> *</em>_ Initialization and Literals</td>
<td>2-4</td>
</tr>
<tr>
<td>2.2.4.2</td>
<td>New Operators Representing SPE Operations</td>
<td>2-4</td>
</tr>
<tr>
<td>2.2.5</td>
<td>Programming Interface</td>
<td>2-5</td>
</tr>
</tbody>
</table>
# Contents

<table>
<thead>
<tr>
<th>Paragraph Number</th>
<th>Title</th>
<th>Page Number</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td><strong>Chapter 3</strong></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>SPE Operations</strong></td>
<td></td>
</tr>
<tr>
<td>3.1</td>
<td>Signal Processing Engine (SPE) APU Registers</td>
<td>3-1</td>
</tr>
<tr>
<td>3.1.1</td>
<td>Signal Processing and Embedded Floating-Point Status and Control Register (SPEFSCR)</td>
<td>3-2</td>
</tr>
<tr>
<td>3.1.2</td>
<td>Accumulator (ACC)</td>
<td>3-4</td>
</tr>
<tr>
<td>3.2</td>
<td>Notation</td>
<td>3-5</td>
</tr>
<tr>
<td>3.3</td>
<td>Instruction Fields</td>
<td>3-6</td>
</tr>
<tr>
<td>3.4</td>
<td>Description of Instruction Operation</td>
<td>3-8</td>
</tr>
<tr>
<td>3.5</td>
<td>Intrinsic Definitions</td>
<td>3-12</td>
</tr>
<tr>
<td>3.5.1</td>
<td>Saturation</td>
<td>3-12</td>
</tr>
<tr>
<td>3.5.1.2</td>
<td>Shift</td>
<td>3-13</td>
</tr>
<tr>
<td>3.5.1.3</td>
<td>Bit Reverse</td>
<td>3-13</td>
</tr>
<tr>
<td>3.6</td>
<td>Basic Instruction Mapping</td>
<td>3-14</td>
</tr>
<tr>
<td></td>
<td><strong>Chapter 4</strong></td>
<td></td>
</tr>
<tr>
<td></td>
<td><strong>Additional Operations</strong></td>
<td></td>
</tr>
<tr>
<td>4.1</td>
<td>Data Manipulation</td>
<td>4-1</td>
</tr>
<tr>
<td>4.1.1</td>
<td>Creation Intrinsics</td>
<td>4-1</td>
</tr>
<tr>
<td>4.1.2</td>
<td>Convert Intrinsics</td>
<td>4-2</td>
</tr>
<tr>
<td>4.1.3</td>
<td>Get Intrinsics</td>
<td>4-2</td>
</tr>
<tr>
<td>4.1.3.1</td>
<td>Get_Upper/Lower</td>
<td>4-2</td>
</tr>
<tr>
<td>4.1.3.2</td>
<td>Get Explicit Position</td>
<td>4-3</td>
</tr>
<tr>
<td>4.1.4</td>
<td>Set Intrinsics</td>
<td>4-3</td>
</tr>
<tr>
<td>4.1.4.1</td>
<td>Set_Upper/Lower</td>
<td>4-4</td>
</tr>
<tr>
<td>4.1.4.2</td>
<td>Set Accumulator</td>
<td>4-4</td>
</tr>
<tr>
<td>4.1.4.3</td>
<td>Set Explicit Position</td>
<td>4-5</td>
</tr>
<tr>
<td>4.2</td>
<td>Signal Processing Engine (SPE) APU Registers</td>
<td>4-5</td>
</tr>
<tr>
<td>4.2.1</td>
<td>Signal Processing and Embedded Floating-Point Status and Control Register (SPEFSCR)</td>
<td>4-6</td>
</tr>
<tr>
<td>4.2.2</td>
<td>SPEFSCR Intrinsics</td>
<td>4-8</td>
</tr>
<tr>
<td>4.2.2.1</td>
<td>SPEFSCR Low-Level Accessors</td>
<td>4-8</td>
</tr>
<tr>
<td>4.3</td>
<td>Application Binary Interface (ABI) Extensions</td>
<td>4-9</td>
</tr>
<tr>
<td>4.3.1</td>
<td>malloc(), realloc(), calloc(), and new</td>
<td>4-9</td>
</tr>
<tr>
<td>4.3.2</td>
<td>printf Example</td>
<td>4-9</td>
</tr>
<tr>
<td>4.3.3</td>
<td>Additional Library Routines</td>
<td>4-10</td>
</tr>
</tbody>
</table>
### Contents

<table>
<thead>
<tr>
<th>Paragraph Number</th>
<th>Title</th>
<th>Page Number</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Chapter 5</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Programming Interface Examples</td>
<td></td>
</tr>
<tr>
<td>5.1</td>
<td>Data Type Initialization</td>
<td>5-1</td>
</tr>
<tr>
<td>5.1.1</td>
<td><strong>ev64_opaque</strong> Initialization</td>
<td>5-1</td>
</tr>
<tr>
<td>5.1.2</td>
<td>Array Initialization of SPE Data Types</td>
<td>5-2</td>
</tr>
<tr>
<td>5.2</td>
<td>Fixed-Point Accessors</td>
<td>5-3</td>
</tr>
<tr>
<td>5.2.1</td>
<td>__ev_create_sfix32_fs</td>
<td>5-3</td>
</tr>
<tr>
<td>5.2.2</td>
<td>__ev_create_ufix32_fs</td>
<td>5-4</td>
</tr>
<tr>
<td>5.2.3</td>
<td>__ev_set_ufix32_fs</td>
<td>5-4</td>
</tr>
<tr>
<td>5.2.4</td>
<td>__ev_set_sfix32_fs</td>
<td>5-5</td>
</tr>
<tr>
<td>5.2.5</td>
<td>__ev_get_ufix32_fs</td>
<td>5-5</td>
</tr>
<tr>
<td>5.2.6</td>
<td>__ev_get_sfix32_fs</td>
<td>5-5</td>
</tr>
<tr>
<td>5.3</td>
<td>Loads</td>
<td>5-6</td>
</tr>
<tr>
<td>5.3.1</td>
<td>__ev_lddx</td>
<td>5-6</td>
</tr>
<tr>
<td>5.3.2</td>
<td>__ev_ldd</td>
<td>5-6</td>
</tr>
<tr>
<td>5.3.3</td>
<td>__ev_lhhesplatx</td>
<td>5-6</td>
</tr>
<tr>
<td>5.3.4</td>
<td>__ev_lhhesplat</td>
<td>5-7</td>
</tr>
</tbody>
</table>

### Appendix A

Revision History

Glossary of Terms and Abbreviations

Index
<table>
<thead>
<tr>
<th>Paragraph Number</th>
<th>Title</th>
<th>Page Number</th>
</tr>
</thead>
</table>

*Contents*

Signal Processing Engine Auxiliary Processing Unit Programming Interface Manual, Rev. 0

viii Freescale Semiconductor
<table>
<thead>
<tr>
<th>Figure Number</th>
<th>Title</th>
<th>Page Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>3-1</td>
<td>Signal Processing and Embedded Floating-Point Status and Control</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Register (SPEFSCR)</td>
<td>3-2</td>
</tr>
<tr>
<td>3-2</td>
<td>Accumulator (ACC)</td>
<td>3-4</td>
</tr>
<tr>
<td>3-3</td>
<td>Instruction Description</td>
<td></td>
</tr>
<tr>
<td>3-4</td>
<td>Vector Absolute Value (_ev_abs)</td>
<td>3-15</td>
</tr>
<tr>
<td>3-5</td>
<td>Vector Add Immediate Word (_ev_addiw)</td>
<td>3-16</td>
</tr>
<tr>
<td>3-6</td>
<td>Vector Add Signed, Modulo, Integer to Accumulator Word (_ev_addsmiaaw)</td>
<td>3-17</td>
</tr>
<tr>
<td>3-7</td>
<td>Vector Add Signed, Saturate, Integer to Accumulator Word (_ev_addsiaaw)</td>
<td>3-18</td>
</tr>
<tr>
<td>3-8</td>
<td>Vector Add Unsigned, Modulo, Integer to Accumulator Word (_ev_addumiaaw)</td>
<td>3-19</td>
</tr>
<tr>
<td>3-9</td>
<td>Vector Add Unsigned, Saturate, Integer to Accumulator Word (_ev_addusiaaw)</td>
<td>3-20</td>
</tr>
<tr>
<td>3-10</td>
<td>Vector Add Word (_ev_addw)</td>
<td>3-21</td>
</tr>
<tr>
<td>3-11</td>
<td>Vector All Equal (_ev_all_eq)</td>
<td>3-22</td>
</tr>
<tr>
<td>3-12</td>
<td>Vector All Floating-Point Equal (_ev_all_fs_eq)</td>
<td>3-23</td>
</tr>
<tr>
<td>3-13</td>
<td>Vector All Floating-Point Greater Than (_ev_all_fs_gt)</td>
<td>3-24</td>
</tr>
<tr>
<td>3-14</td>
<td>Vector All Floating-Point Less Than (_ev_all_fs_lt)</td>
<td>3-25</td>
</tr>
<tr>
<td>3-15</td>
<td>Vector All Floating-Point Test Equal (_ev_all_fs_tst_eq)</td>
<td>3-26</td>
</tr>
<tr>
<td>3-16</td>
<td>Vector All Floating-Point Test Greater Than (_ev_all_fs_tst_gt)</td>
<td>3-27</td>
</tr>
<tr>
<td>3-17</td>
<td>Vector All Floating-Point Test Less Than (_ev_all_fs_tst_lt)</td>
<td>3-28</td>
</tr>
<tr>
<td>3-18</td>
<td>Vector All Greater Than Signed (_ev_all_gts)</td>
<td>3-29</td>
</tr>
<tr>
<td>3-19</td>
<td>Vector All Greater Than Unsigned (_ev_all_gtu)</td>
<td>3-30</td>
</tr>
<tr>
<td>3-20</td>
<td>Vector All Less Than Signed (_ev_all_lts)</td>
<td>3-31</td>
</tr>
<tr>
<td>3-21</td>
<td>Vector All Less Than Unsigned (_ev_all_ltu)</td>
<td>3-32</td>
</tr>
<tr>
<td>3-22</td>
<td>Vector AND (_ev_and)</td>
<td>3-33</td>
</tr>
<tr>
<td>3-23</td>
<td>Vector AND with Complement (_ev_andc)</td>
<td>3-34</td>
</tr>
<tr>
<td>3-24</td>
<td>Vector Any Equal (_ev_any_eq)</td>
<td>3-35</td>
</tr>
<tr>
<td>3-25</td>
<td>Vector Any Floating-Point Equal (_ev_any_fs_eq)</td>
<td>3-36</td>
</tr>
<tr>
<td>3-26</td>
<td>Vector Any Floating-Point Greater Than (_ev_any_fs_gt)</td>
<td>3-37</td>
</tr>
<tr>
<td>3-27</td>
<td>Vector Any Floating-Point Less Than (_ev_any_fs_lt)</td>
<td>3-38</td>
</tr>
<tr>
<td>3-28</td>
<td>Vector Any Floating-Point Test Equal (_ev_any_fs_tst_eq)</td>
<td>3-39</td>
</tr>
<tr>
<td>3-29</td>
<td>Vector Any Floating-Point Test Greater Than (_ev_any_fs_tst_gt)</td>
<td>3-40</td>
</tr>
<tr>
<td>3-30</td>
<td>Vector Any Floating-Point Test Less Than (_ev_any_fs_tst_lt)</td>
<td>3-41</td>
</tr>
<tr>
<td>3-31</td>
<td>Vector Any Greater Than Signed (_ev_any_gts)</td>
<td>3-42</td>
</tr>
<tr>
<td>3-32</td>
<td>Vector Any Greater Than Unsigned (_ev_any_gtu)</td>
<td>3-43</td>
</tr>
<tr>
<td>3-33</td>
<td>Vector Any Less Than Signed (_ev_any_lts)</td>
<td>3-44</td>
</tr>
<tr>
<td>3-34</td>
<td>Vector Any Less Than Unsigned (_ev_any_ltu)</td>
<td>3-45</td>
</tr>
<tr>
<td>3-35</td>
<td>Vector Count Leading Signed Bits Word (_ev_cntlsw)</td>
<td>3-46</td>
</tr>
<tr>
<td>3-36</td>
<td>Vector Count Leading Zeros Word (_ev_cntlzw)</td>
<td>3-47</td>
</tr>
</tbody>
</table>
## Figures

<table>
<thead>
<tr>
<th>Figure Number</th>
<th>Title</th>
<th>Page Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>3-37</td>
<td>Vector Divide Word Signed (\texttt{_ev_divws})</td>
<td>3-48</td>
</tr>
<tr>
<td>3-38</td>
<td>Vector Divide Word Unsigned (\texttt{_ev_divwu})</td>
<td>3-49</td>
</tr>
<tr>
<td>3-39</td>
<td>Vector Equivalent (\texttt{_ev_eqv})</td>
<td>3-50</td>
</tr>
<tr>
<td>3-40</td>
<td>Vector Extend Sign Byte (\texttt{_ev_extsb})</td>
<td>3-51</td>
</tr>
<tr>
<td>3-41</td>
<td>Vector Extend Sign Half Word (\texttt{_ev_extsh})</td>
<td>3-52</td>
</tr>
<tr>
<td>3-42</td>
<td>Vector Floating-Point Absolute Value (\texttt{_ev_fsabs})</td>
<td>3-53</td>
</tr>
<tr>
<td>3-43</td>
<td>Vector Floating-Point Add (\texttt{_ev_fsadd})</td>
<td>3-54</td>
</tr>
<tr>
<td>3-44</td>
<td>Vector Convert Floating-Point from Signed Fraction (\texttt{_ev_fsfcsf})</td>
<td>3-55</td>
</tr>
<tr>
<td>3-45</td>
<td>Vector Convert Floating-Point from Signed Integer (\texttt{_ev_fsfcsi})</td>
<td>3-56</td>
</tr>
<tr>
<td>3-46</td>
<td>Vector Convert Floating-Point from Unsigned Fraction (\texttt{_ev_fsfcsuf})</td>
<td>3-57</td>
</tr>
<tr>
<td>3-47</td>
<td>Vector Convert Floating-Point from Unsigned Integer (\texttt{_ev_fsfcsui})</td>
<td>3-58</td>
</tr>
<tr>
<td>3-48</td>
<td>Vector Convert Floating-Point to Signed Fraction (\texttt{_ev_x})</td>
<td>3-59</td>
</tr>
<tr>
<td>3-49</td>
<td>Vector Convert Floating-Point to Signed Integer (\texttt{_ev_fsctsi})</td>
<td>3-60</td>
</tr>
<tr>
<td>3-50</td>
<td>Vector Convert Floating-Point to Signed Integer with Round Toward Zero (\texttt{_ev_fsctsz})</td>
<td>3-61</td>
</tr>
<tr>
<td>3-51</td>
<td>Vector Convert Floating-Point to Unsigned Fraction (\texttt{_ev_fsctuf})</td>
<td>3-62</td>
</tr>
<tr>
<td>3-52</td>
<td>Vector Convert Floating-Point to Unsigned Integer (\texttt{_ev_fsctui})</td>
<td>3-63</td>
</tr>
<tr>
<td>3-53</td>
<td>Vector Convert Floating-Point to Unsigned Integer with Round Toward Zero (\texttt{_ev_fsctuiz})</td>
<td>3-64</td>
</tr>
<tr>
<td>3-54</td>
<td>Vector Floating-Point Divide (\texttt{_ev_fsdiv})</td>
<td>3-65</td>
</tr>
<tr>
<td>3-55</td>
<td>Vector Floating-Point Multiply (\texttt{_ev_fsmul})</td>
<td>3-66</td>
</tr>
<tr>
<td>3-56</td>
<td>Vector Floating-Point Negative Absolute Value (\texttt{_ev_fsnabs})</td>
<td>3-67</td>
</tr>
<tr>
<td>3-57</td>
<td>Vector Floating-Point Negate (\texttt{_ev_fneg})</td>
<td>3-68</td>
</tr>
<tr>
<td>3-58</td>
<td>Vector Floating-Point Subtract (\texttt{_ev_fssub})</td>
<td>3-69</td>
</tr>
<tr>
<td>3-59</td>
<td>\texttt{_ev_lxd} Results in Big- and Little-Endian Modes</td>
<td>3-70</td>
</tr>
<tr>
<td>3-60</td>
<td>\texttt{_ev_lxdx} Results in Big- and Little-Endian Modes</td>
<td>3-71</td>
</tr>
<tr>
<td>3-61</td>
<td>\texttt{_ev_ldh} Results in Big- and Little-Endian Modes</td>
<td>3-72</td>
</tr>
<tr>
<td>3-62</td>
<td>\texttt{_ev_ldhx} Results in Big- and Little-Endian Modes</td>
<td>3-73</td>
</tr>
<tr>
<td>3-63</td>
<td>\texttt{_ev_ldw} Results in Big- and Little-Endian Modes</td>
<td>3-74</td>
</tr>
<tr>
<td>3-64</td>
<td>\texttt{_ev_ldwx} Results in Big- and Little-Endian Modes</td>
<td>3-75</td>
</tr>
<tr>
<td>3-65</td>
<td>\texttt{_ev_lhhesplat} Results in Big- and Little-Endian Modes</td>
<td>3-76</td>
</tr>
<tr>
<td>3-66</td>
<td>\texttt{_ev_lhhesplatx} Results in Big- and Little-Endian Modes</td>
<td>3-77</td>
</tr>
<tr>
<td>3-67</td>
<td>\texttt{_ev_lhhosplat} Results in Big- and Little-Endian Modes</td>
<td>3-78</td>
</tr>
<tr>
<td>3-68</td>
<td>\texttt{_ev_lhhosplatx} Results in Big- and Little-Endian Modes</td>
<td>3-79</td>
</tr>
<tr>
<td>3-69</td>
<td>\texttt{_ev_lhhousplat} Results in Big- and Little-Endian Modes</td>
<td>3-80</td>
</tr>
<tr>
<td>3-70</td>
<td>\texttt{_ev_lhhousplatx} Results in Big- and Little-Endian Modes</td>
<td>3-81</td>
</tr>
<tr>
<td>3-71</td>
<td>Vector Lower Equal (\texttt{_ev_lower_eq})</td>
<td>3-82</td>
</tr>
<tr>
<td>3-72</td>
<td>Vector Lower Floating-Point Equal (\texttt{_ev_lower_fs_eq})</td>
<td>3-83</td>
</tr>
<tr>
<td>3-73</td>
<td>Vector Lower Floating-Point Greater Than (\texttt{_ev_lower_fs_gt})</td>
<td>3-84</td>
</tr>
<tr>
<td>Figure Number</td>
<td>Title</td>
<td>Page Number</td>
</tr>
<tr>
<td>---------------</td>
<td>-------</td>
<td>-------------</td>
</tr>
<tr>
<td>3-74</td>
<td>Vector Lower Floating-Point Less Than (__ev_lower_fs_lt)</td>
<td>3-85</td>
</tr>
<tr>
<td>3-75</td>
<td>Vector Lower Floating-Point Test Equal (__ev_lower_fs_tst_eq)</td>
<td>3-86</td>
</tr>
<tr>
<td>3-76</td>
<td>Vector Lower Floating-Point Test Greater Than (__ev_lower_fs_tst_gt)</td>
<td>3-87</td>
</tr>
<tr>
<td>3-77</td>
<td>Vector Lower Floating-Point Test Less Than (__ev_lower_fs_tst_lt)</td>
<td>3-88</td>
</tr>
<tr>
<td>3-78</td>
<td>Vector Lower Greater Than Signed (__ev_lower_gts)</td>
<td>3-89</td>
</tr>
<tr>
<td>3-79</td>
<td>Vector Lower Greater Than Unsigned (__ev_lower_gtu)</td>
<td>3-90</td>
</tr>
<tr>
<td>3-80</td>
<td>Vector Lower Less Than Signed (__ev_lower_lts)</td>
<td>3-91</td>
</tr>
<tr>
<td>3-81</td>
<td>Vector Lower Less Than Unsigned (__ev_lower_ltu)</td>
<td>3-92</td>
</tr>
<tr>
<td>3-82</td>
<td>__ev_lwhe Results in Big- and Little-Endian Modes</td>
<td>3-93</td>
</tr>
<tr>
<td>3-83</td>
<td>__ev_lwhex Results in Big- and Little-Endian Modes</td>
<td>3-94</td>
</tr>
<tr>
<td>3-84</td>
<td>__ev_lwhos Results in Big- and Little-Endian Modes</td>
<td>3-95</td>
</tr>
<tr>
<td>3-85</td>
<td>__ev_lwhosx Results in Big- and Little-Endian Modes</td>
<td>3-96</td>
</tr>
<tr>
<td>3-86</td>
<td>__ev_lwhou Results in Big- and Little-Endian Modes</td>
<td>3-97</td>
</tr>
<tr>
<td>3-87</td>
<td>__ev_lwhoux Results in Big- and Little-Endian Modes</td>
<td>3-98</td>
</tr>
<tr>
<td>3-88</td>
<td>__ev_lwhsplat Results in Big- and Little-Endian Modes</td>
<td>3-99</td>
</tr>
<tr>
<td>3-89</td>
<td>__ev_lwhsplatx Results in Big- and Little-Endian Modes</td>
<td>3-100</td>
</tr>
<tr>
<td>3-90</td>
<td>__ev_lwwsplat Results in Big- and Little-Endian Modes</td>
<td>3-101</td>
</tr>
<tr>
<td>3-91</td>
<td>__ev_lwwsplatx Results in Big- and Little-Endian Modes</td>
<td>3-102</td>
</tr>
<tr>
<td>3-92</td>
<td>High-Order Element Merging (__ev_mergehi)</td>
<td>3-103</td>
</tr>
<tr>
<td>3-93</td>
<td>High-Order Element Merging (__ev_mergehilo)</td>
<td>3-104</td>
</tr>
<tr>
<td>3-94</td>
<td>Low-Order Element Merging (__ev_mergelo)</td>
<td>3-105</td>
</tr>
<tr>
<td>3-95</td>
<td>Low-Order Element Merging (__ev_mergelohi)</td>
<td>3-106</td>
</tr>
<tr>
<td>3-96</td>
<td>__ev_mhegsmfaa (Even Form)</td>
<td>3-107</td>
</tr>
<tr>
<td>3-97</td>
<td>__ev_mhegsmfan (Even Form)</td>
<td>3-108</td>
</tr>
<tr>
<td>3-98</td>
<td>__ev_mhegsmiaa (Even Form)</td>
<td>3-109</td>
</tr>
<tr>
<td>3-99</td>
<td>__ev_mhegsmian (Even Form)</td>
<td>3-110</td>
</tr>
<tr>
<td>3-100</td>
<td>__ev_mhegumfaa (Even Form)</td>
<td>3-111</td>
</tr>
<tr>
<td>3-101</td>
<td>__ev_mhegumiaa (Even Form)</td>
<td>3-112</td>
</tr>
<tr>
<td>3-102</td>
<td>__ev_mhegumfan (Even Form)</td>
<td>3-113</td>
</tr>
<tr>
<td>3-103</td>
<td>__ev_mhegumian (Even Form)</td>
<td>3-114</td>
</tr>
<tr>
<td>3-104</td>
<td>Even Multiply of Two Signed Modulo Fractional Elements (to Accumulator) (__ev_mhesmf)</td>
<td>3-115</td>
</tr>
<tr>
<td>3-105</td>
<td>Even Form of Vector Half-Word Multiply (__ev_mhesmfaaw)</td>
<td>3-116</td>
</tr>
<tr>
<td>3-106</td>
<td>Even Form of Vector Half-Word Multiply (__ev_mhesmfanw)</td>
<td>3-117</td>
</tr>
<tr>
<td>3-107</td>
<td>Even Form for Vector Multiply (to Accumulator) (__ev_mhesmai)</td>
<td>3-118</td>
</tr>
<tr>
<td>3-108</td>
<td>Even Form of Vector Half-Word Multiply (__ev_mhesmiaaw)</td>
<td>3-119</td>
</tr>
<tr>
<td>3-109</td>
<td>Even Form of Vector Half-Word Multiply (__ev_mhesmianw)</td>
<td>3-120</td>
</tr>
<tr>
<td>3-110</td>
<td>Even Multiply of Two Signed Saturate Fractional Elements (to Accumulator) (__ev_mhessf)</td>
<td>3-122</td>
</tr>
<tr>
<td>3-111</td>
<td>Even Form of Vector Half-Word Multiply (__ev_mhessfaaw)</td>
<td>3-124</td>
</tr>
<tr>
<td>Figure Number</td>
<td>Title</td>
<td>Page Number</td>
</tr>
<tr>
<td>---------------</td>
<td>-----------------------------------------------------------------------</td>
<td>-------------</td>
</tr>
<tr>
<td>3-112</td>
<td>Even Form of Vector Half-Word Multiply (\texttt{__ev_mhesfanw})</td>
<td>3-126</td>
</tr>
<tr>
<td>3-113</td>
<td>Even Form of Vector Half-Word Multiply (\texttt{__ev_mhesiaaw})</td>
<td>3-127</td>
</tr>
<tr>
<td>3-114</td>
<td>Even Form of Vector Half-Word Multiply (\texttt{__ev_mhiessianw})</td>
<td>3-128</td>
</tr>
<tr>
<td>3-115</td>
<td>Vector Multiply Half Words, Even, Unsigned, Modulo, Fractional (to Accumulator) (\texttt{__ev_mheumf})</td>
<td>3-129</td>
</tr>
<tr>
<td>3-116</td>
<td>Vector Multiply Half Words, Even, Unsigned, Modulo, Integer (to Accumulator) (\texttt{__ev_mheumi})</td>
<td>3-130</td>
</tr>
<tr>
<td>3-117</td>
<td>Even Form of Vector Half-Word Multiply (\texttt{__ev_mheumfaaw})</td>
<td>3-131</td>
</tr>
<tr>
<td>3-118</td>
<td>Even Form of Vector Half-Word Multiply (\texttt{__ev_mheumiaaw})</td>
<td>3-132</td>
</tr>
<tr>
<td>3-119</td>
<td>Even Form of Vector Half-Word Multiply (\texttt{__ev_mheumfanw})</td>
<td>3-133</td>
</tr>
<tr>
<td>3-120</td>
<td>Even Form of Vector Half-Word Multiply (\texttt{__ev_mheumianw})</td>
<td>3-134</td>
</tr>
<tr>
<td>3-121</td>
<td>Even Form of Vector Half-Word Multiply (\texttt{__ev_mheusfaaw})</td>
<td>3-136</td>
</tr>
<tr>
<td>3-122</td>
<td>Even Form of Vector Half-Word Multiply (\texttt{__ev_mheusiaaw})</td>
<td>3-137</td>
</tr>
<tr>
<td>3-123</td>
<td>Even Form of Vector Half-Word Multiply (\texttt{__ev_mheusfanw})</td>
<td>3-139</td>
</tr>
<tr>
<td>3-124</td>
<td>Even Form of Vector Half-Word Multiply (\texttt{__ev_mheusianw})</td>
<td>3-140</td>
</tr>
<tr>
<td>3-125</td>
<td>\texttt{__ev_mhogsmfaa} (Odd Form)</td>
<td>3-141</td>
</tr>
<tr>
<td>3-126</td>
<td>\texttt{__ev_mhogsmfan} (Odd Form)</td>
<td>3-142</td>
</tr>
<tr>
<td>3-127</td>
<td>\texttt{__ev_mhogsmiaa} (Odd Form)</td>
<td>3-143</td>
</tr>
<tr>
<td>3-128</td>
<td>\texttt{__ev_mhogsmian} (Odd Form)</td>
<td>3-144</td>
</tr>
<tr>
<td>3-129</td>
<td>\texttt{__ev_mhogumfaa} (Odd Form)</td>
<td>3-145</td>
</tr>
<tr>
<td>3-130</td>
<td>\texttt{__ev_mhogumiaa} (Odd Form)</td>
<td>3-146</td>
</tr>
<tr>
<td>3-131</td>
<td>\texttt{__ev_mhogumfan} (Odd Form)</td>
<td>3-147</td>
</tr>
<tr>
<td>3-132</td>
<td>\texttt{__ev_mhogumian} (Odd Form)</td>
<td>3-148</td>
</tr>
<tr>
<td>3-133</td>
<td>Vector Multiply Half Words, Odd, Signed, Modulo, Fractional (to Accumulator) (\texttt{__ev_mhosmf})</td>
<td>3-149</td>
</tr>
<tr>
<td>3-134</td>
<td>Odd Form of Vector Half-Word Multiply (\texttt{__ev_mhosmfaaw})</td>
<td>3-150</td>
</tr>
<tr>
<td>3-135</td>
<td>Odd Form of Vector Half-Word Multiply (\texttt{__ev_mhosmfanw})</td>
<td>3-151</td>
</tr>
<tr>
<td>3-136</td>
<td>Vector Multiply Half Words, Odd, Signed, Modulo, Integer (to Accumulator) (\texttt{__ev_mhosmi})</td>
<td>3-152</td>
</tr>
<tr>
<td>3-137</td>
<td>Odd Form of Vector Half-Word Multiply (\texttt{__ev_mhosmiaaw})</td>
<td>3-153</td>
</tr>
<tr>
<td>3-138</td>
<td>Odd Form of Vector Half-Word Multiply (\texttt{__ev_mhosmianw})</td>
<td>3-154</td>
</tr>
<tr>
<td>3-139</td>
<td>Vector Multiply Half Words, Odd, Signed, Saturate, Fractional (to Accumulator) (\texttt{__ev_mhossf})</td>
<td>3-156</td>
</tr>
<tr>
<td>3-140</td>
<td>Odd Form of Vector Half-Word Multiply (\texttt{__ev_mhosfaaw})</td>
<td>3-158</td>
</tr>
<tr>
<td>3-141</td>
<td>Odd Form of Vector Half-Word Multiply (\texttt{__ev_mhosfanw})</td>
<td>3-160</td>
</tr>
<tr>
<td>3-142</td>
<td>Odd Form of Vector Half-Word Multiply (\texttt{__ev_mhossiaaw})</td>
<td>3-161</td>
</tr>
<tr>
<td>3-143</td>
<td>Odd Form of Vector Half-Word Multiply (\texttt{__ev_mhossianw})</td>
<td>3-162</td>
</tr>
<tr>
<td>3-144</td>
<td>Vector Multiply Half Words, Odd, Unsigned, Modulo, Fractional (to Accumulator) (\texttt{__ev_mhounf})</td>
<td>3-163</td>
</tr>
</tbody>
</table>
## Figures

<table>
<thead>
<tr>
<th>Figure Number</th>
<th>Title</th>
<th>Page Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>3-145</td>
<td>Vector Multiply Half Words, Odd, Unsigned, Modulo, Integer (to Accumulator) (_ev_mhoumi)</td>
<td>3-164</td>
</tr>
<tr>
<td>3-146</td>
<td>Odd Form of Vector Half-Word Multiply (_ev_mhounfaaw)</td>
<td>3-165</td>
</tr>
<tr>
<td>3-147</td>
<td>Odd Form of Vector Half-Word Multiply (_ev_mhouniaaw)</td>
<td>3-166</td>
</tr>
<tr>
<td>3-148</td>
<td>Odd Form of Vector Half-Word Multiply (_ev_mhounfanw)</td>
<td>3-167</td>
</tr>
<tr>
<td>3-149</td>
<td>Odd Form of Vector Half-Word Multiply (_ev_mhounianw)</td>
<td>3-168</td>
</tr>
<tr>
<td>3-150</td>
<td>Odd Form of Vector Half Word Multiply (_ev_mhousfaaw)</td>
<td>3-170</td>
</tr>
<tr>
<td>3-151</td>
<td>Odd Form of Vector Half Word Multiply (_ev_mhousiaaw)</td>
<td>3-172</td>
</tr>
<tr>
<td>3-152</td>
<td>Odd Form of Vector Half Word Multiply (_ev_mhousfanw)</td>
<td>3-174</td>
</tr>
<tr>
<td>3-153</td>
<td>Odd Form of Vector Half Word Multiply (_ev_mhousianw)</td>
<td>3-175</td>
</tr>
<tr>
<td>3-154</td>
<td>Initialize Accumulator (_ev_mra)</td>
<td>3-176</td>
</tr>
<tr>
<td>3-155</td>
<td>Vector Multiply Word High Signed, Modulo, Fractional (to Accumulator)  (_ev_mwhsmf)</td>
<td>3-177</td>
</tr>
<tr>
<td>3-156</td>
<td>Vector Multiply Word High Signed, Modulo, Integer (to Accumulator)     (_ev_mwhsmi)</td>
<td>3-178</td>
</tr>
<tr>
<td>3-157</td>
<td>Vector Multiply Word High Signed, Saturate, Fractional (to Accumulator) (_ev_mwhssf)</td>
<td>3-180</td>
</tr>
<tr>
<td>3-158</td>
<td>Vector Multiply Word High Unsigned, Modulo, Integer (to Accumulator)   (_ev_mwhumei)</td>
<td>3-181</td>
</tr>
<tr>
<td>3-159</td>
<td>Vector Multiply Word High Unsigned, Modulo, Integer (to Accumulator)   (_ev_mwhumie)</td>
<td>3-182</td>
</tr>
<tr>
<td>3-160</td>
<td>Vector Multiply Word Low Signed, Modulo, Integer and Accumulate in Words (_ev_mwlsmiaaw)</td>
<td>3-183</td>
</tr>
<tr>
<td>3-161</td>
<td>Vector Multiply Word Low Signed, Modulo, Integer and Accumulate in Words (_ev_mwlsmiaw)</td>
<td>3-184</td>
</tr>
<tr>
<td>3-162</td>
<td>Vector Multiply Word Low Signed, Saturate, Integer and Accumulate in Words (_ev_mwlssiaaw)</td>
<td>3-185</td>
</tr>
<tr>
<td>3-163</td>
<td>Vector Multiply Word Low Signed, Saturate, Integer and Accumulate in Words (_ev_mwlssianw)</td>
<td>3-186</td>
</tr>
<tr>
<td>3-164</td>
<td>Vector Multiply Word Low Unsigned, Modulo, Integer (_ev_mwlumi)</td>
<td>3-187</td>
</tr>
<tr>
<td>3-165</td>
<td>Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate in Words (_ev_mwlumiaaw)</td>
<td>3-188</td>
</tr>
<tr>
<td>3-166</td>
<td>Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate in Words (_ev_mwlumianw)</td>
<td>3-189</td>
</tr>
<tr>
<td>3-167</td>
<td>Vector Multiply Word Low Unsigned, Saturate, Integer and Accumulate in Words (_ev_mwlusiaaw)</td>
<td>3-190</td>
</tr>
<tr>
<td>3-168</td>
<td>Vector Multiply Word Low Unsigned, Saturate, Integer and Accumulate in Words (_ev_mwlusianw)</td>
<td>3-191</td>
</tr>
<tr>
<td>3-169</td>
<td>Vector Multiply Word Signed, Modulo, Fractional (to Accumulator) (_ev_mwmsf)</td>
<td>3-192</td>
</tr>
<tr>
<td>Figure Number</td>
<td>Title</td>
<td>Page Number</td>
</tr>
<tr>
<td>---------------</td>
<td>-----------------------------------------------------------------------</td>
<td>-------------</td>
</tr>
<tr>
<td>3-170</td>
<td>Vector Multiply Word Signed, Modulo, Fractional and Accumulate</td>
<td>3-193</td>
</tr>
<tr>
<td></td>
<td>(_ev_mwsmfaa)</td>
<td></td>
</tr>
<tr>
<td>3-171</td>
<td>Vector Multiply Word Signed, Modulo, Fractional, and Accumulate Negative</td>
<td>3-194</td>
</tr>
<tr>
<td></td>
<td>(_ev_mwsmfan)</td>
<td></td>
</tr>
<tr>
<td>3-172</td>
<td>Vector Multiply Word Signed, Modulo, Integer (to Accumulator) (_ev_mwsmi)</td>
<td>3-195</td>
</tr>
<tr>
<td>3-173</td>
<td>Vector Multiply Word Signed, Modulo, Integer and Accumulate (_ev_mwsmiaa)</td>
<td>3-196</td>
</tr>
<tr>
<td>3-174</td>
<td>Vector Multiply Word Signed, Modulo, Integer and Accumulate Negative</td>
<td>3-197</td>
</tr>
<tr>
<td></td>
<td>(_ev_mwsminan)</td>
<td></td>
</tr>
<tr>
<td>3-175</td>
<td>Vector Multiply Word Signed, Saturate, Fractional (to Accumulator) (_ev_mwssf)</td>
<td>3-198</td>
</tr>
<tr>
<td>3-176</td>
<td>Vector Multiply Word Signed, Saturate, Fractional and Accumulate (_ev_mwssf)</td>
<td>3-199</td>
</tr>
<tr>
<td>3-177</td>
<td>Vector Multiply Word Signed, Saturate, Fractional and Accumulate Negative</td>
<td>3-201</td>
</tr>
<tr>
<td></td>
<td>(_ev_mwssfan)</td>
<td></td>
</tr>
<tr>
<td>3-178</td>
<td>Vector Multiply Word Unsigned, Modulo, Integer (to Accumulator) (_ev_mwumi)</td>
<td>3-202</td>
</tr>
<tr>
<td>3-179</td>
<td>Vector Multiply Word Unsigned, Modulo, Integer and Accumulate (_ev_mwumiaa)</td>
<td>3-203</td>
</tr>
<tr>
<td>3-180</td>
<td>Vector Multiply Word Unsigned, Modulo, Integer and Accumulate Negative</td>
<td>3-204</td>
</tr>
<tr>
<td></td>
<td>(_ev_mwumian)</td>
<td></td>
</tr>
<tr>
<td>3-181</td>
<td>Vector NAND (_ev_nand)</td>
<td>3-205</td>
</tr>
<tr>
<td>3-182</td>
<td>Vector Negate (_ev_neg)</td>
<td>3-206</td>
</tr>
<tr>
<td>3-183</td>
<td>Vector NOR (_ev_nor)</td>
<td>3-207</td>
</tr>
<tr>
<td>3-184</td>
<td>Vector OR (_ev_or)</td>
<td>3-208</td>
</tr>
<tr>
<td>3-185</td>
<td>Vector OR with Complement (_ev_orc)</td>
<td>3-209</td>
</tr>
<tr>
<td>3-186</td>
<td>Vector Rotate Left Word (_ev_rlw)</td>
<td>3-210</td>
</tr>
<tr>
<td>3-187</td>
<td>Vector Rotate Left Word Immediate (_ev_rlwi)</td>
<td>3-211</td>
</tr>
<tr>
<td>3-188</td>
<td>Vector Round Word (_ev_rndw)</td>
<td>3-212</td>
</tr>
<tr>
<td>3-189</td>
<td>Vector Select Equal (_ev_select_eq)</td>
<td>3-213</td>
</tr>
<tr>
<td>3-190</td>
<td>Vector Select Floating-Point Equal (_ev_select_fs_eq)</td>
<td>3-214</td>
</tr>
<tr>
<td>3-191</td>
<td>Vector Select Floating-Point Greater Than (_ev_select_fs_gt)</td>
<td>3-215</td>
</tr>
<tr>
<td>3-192</td>
<td>Vector Select Floating-Point Less Than (_ev_select_fs_lt)</td>
<td>3-216</td>
</tr>
<tr>
<td>3-193</td>
<td>Vector Select Floating-Point Test Equal (_ev_select_fs_tst_eq)</td>
<td>3-217</td>
</tr>
<tr>
<td>3-194</td>
<td>Vector Select Floating-Point Test Greater Than (_ev_select_fs_tst_gt)</td>
<td>3-218</td>
</tr>
<tr>
<td>3-195</td>
<td>Vector Select Floating-Point Test Less Than (_ev_select_fs_tst_lt)</td>
<td>3-219</td>
</tr>
<tr>
<td>3-196</td>
<td>Vector Select Greater Than Signed (_ev_select_gts)</td>
<td>3-220</td>
</tr>
<tr>
<td>3-197</td>
<td>Vector Select Greater Than Unsigned (_ev_select_gtu)</td>
<td>3-221</td>
</tr>
<tr>
<td>3-198</td>
<td>Vector Select Less Than Signed (_ev_select_lts)</td>
<td>3-222</td>
</tr>
<tr>
<td>3-199</td>
<td>Vector Select Less Than Unsigned (_ev_select_ltu)</td>
<td>3-223</td>
</tr>
<tr>
<td>3-200</td>
<td>Vector Shift Left Word (_ev_slw)</td>
<td>3-224</td>
</tr>
<tr>
<td>3-201</td>
<td>Vector Shift Left Word Immediate (_ev_slwi)</td>
<td>3-225</td>
</tr>
<tr>
<td>3-202</td>
<td>Vector Splat Fractional Immediate (_ev_splatfi)</td>
<td>3-226</td>
</tr>
<tr>
<td>3-203</td>
<td>_ev_splati Sign Extend</td>
<td>3-227</td>
</tr>
<tr>
<td>3-204</td>
<td>Vector Shift Right Word Immediate Signed (_ev_srwis)</td>
<td>3-228</td>
</tr>
</tbody>
</table>
### Figures

<table>
<thead>
<tr>
<th>Figure Number</th>
<th>Title</th>
<th>Page Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>3-205</td>
<td>Vector Shift Right Word Immediate Unsigned (__ev_srwiu)</td>
<td>3-229</td>
</tr>
<tr>
<td>3-206</td>
<td>Vector Shift Right Word Signed (__ev_srws)</td>
<td>3-230</td>
</tr>
<tr>
<td>3-207</td>
<td>Vector Shift Right Word Unsigned (__ev_srwu)</td>
<td>3-231</td>
</tr>
<tr>
<td>3-208</td>
<td>__ev_stdd Results in Big- and Little-Endian Modes</td>
<td>3-232</td>
</tr>
<tr>
<td>3-209</td>
<td>__ev_stdd[x] Results in Big- and Little-Endian Modes</td>
<td>3-233</td>
</tr>
<tr>
<td>3-210</td>
<td>__ev_stdh Results in Big- and Little-Endian Modes</td>
<td>3-234</td>
</tr>
<tr>
<td>3-211</td>
<td>__ev_stdhx Results in Big- and Little-Endian Modes</td>
<td>3-235</td>
</tr>
<tr>
<td>3-212</td>
<td>__ev_stdw Results in Big- and Little-Endian Modes</td>
<td>3-236</td>
</tr>
<tr>
<td>3-213</td>
<td>__ev_stdwx Results in Big- and Little-Endian Modes</td>
<td>3-237</td>
</tr>
<tr>
<td>3-214</td>
<td>__ev_stwhe Results in Big- and Little-Endian Modes</td>
<td>3-238</td>
</tr>
<tr>
<td>3-215</td>
<td>__ev_stwhex Results in Big- and Little-Endian Modes</td>
<td>3-239</td>
</tr>
<tr>
<td>3-216</td>
<td>__ev_stwho Results in Big- and Little-Endian Modes</td>
<td>3-240</td>
</tr>
<tr>
<td>3-217</td>
<td>__ev_stwhox Results in Big- and Little-Endian Modes</td>
<td>3-241</td>
</tr>
<tr>
<td>3-218</td>
<td>__ev_stwhe Results in Big- and Little-Endian Modes</td>
<td>3-242</td>
</tr>
<tr>
<td>3-219</td>
<td>__ev_stwhex Results in Big- and Little-Endian Modes</td>
<td>3-243</td>
</tr>
<tr>
<td>3-220</td>
<td>__ev_stwwo Results in Big- and Little-Endian Modes</td>
<td>3-244</td>
</tr>
<tr>
<td>3-221</td>
<td>__ev_stwwox Results in Big- and Little-Endian Modes</td>
<td>3-245</td>
</tr>
<tr>
<td>3-222</td>
<td>Vector Subtract Signed, Modulo, Integer to Accumulator Word (_ev_subfsmiaaw)</td>
<td>3-246</td>
</tr>
<tr>
<td>3-223</td>
<td>Vector Subtract Signed, Saturate, Integer to Accumulator Word (_ev_subfssiaaw)</td>
<td>3-247</td>
</tr>
<tr>
<td>3-224</td>
<td>Vector Subtract Unsigned, Modulo, Integer to Accumulator Word (_ev_subfumiaaw)</td>
<td>3-248</td>
</tr>
<tr>
<td>3-225</td>
<td>Vector Subtract Unsigned, Saturate, Integer to Accumulator Word (_ev_subfusiaaw)</td>
<td>3-249</td>
</tr>
<tr>
<td>3-226</td>
<td>Vector Subtract from Word (_ev_subfw)</td>
<td>3-250</td>
</tr>
<tr>
<td>3-227</td>
<td>Vector Subtract Immediate from Word (_ev_subifw)</td>
<td>3-251</td>
</tr>
<tr>
<td>3-228</td>
<td>Vector Upper Equal (_ev_upper_eq)</td>
<td>3-252</td>
</tr>
<tr>
<td>3-229</td>
<td>Vector Upper Floating-Point Equal (_ev_upper_fs_eq)</td>
<td>3-253</td>
</tr>
<tr>
<td>3-230</td>
<td>Vector Upper Floating-Point Greater Than (_ev_upper_fs_gt)</td>
<td>3-254</td>
</tr>
<tr>
<td>3-231</td>
<td>Vector Upper Floating-Point Less Than (_ev_upper_fs_lt)</td>
<td>3-255</td>
</tr>
<tr>
<td>3-232</td>
<td>Vector Upper Floating-Point Test Equal (_ev_upper_fs_tst_eq)</td>
<td>3-256</td>
</tr>
<tr>
<td>3-233</td>
<td>Vector Upper Floating-Point Test Greater Than (_ev_upper_fs_tst_gt)</td>
<td>3-257</td>
</tr>
<tr>
<td>3-234</td>
<td>Vector Upper Floating-Point Test Less Than (_ev_upper_fs_tst_lt)</td>
<td>3-258</td>
</tr>
<tr>
<td>3-235</td>
<td>Vector Upper Greater Than Signed (_ev_upper_gts)</td>
<td>3-259</td>
</tr>
<tr>
<td>3-236</td>
<td>Vector Upper Greater Than Unsigned (_ev_upper_gtu)</td>
<td>3-260</td>
</tr>
<tr>
<td>3-237</td>
<td>Vector Upper Less Than Signed (_ev_upper_lts)</td>
<td>3-261</td>
</tr>
<tr>
<td>3-238</td>
<td>Vector Upper Less Than Unsigned (_ev_upper_ltu)</td>
<td>3-262</td>
</tr>
<tr>
<td>3-239</td>
<td>Vector XOR (_ev_xor)</td>
<td>3-263</td>
</tr>
</tbody>
</table>
## Figures

<table>
<thead>
<tr>
<th>Figure Number</th>
<th>Title</th>
<th>Page Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>4-1</td>
<td>Big-Endian Word Ordering</td>
<td>4-1</td>
</tr>
<tr>
<td>4-2</td>
<td>Big-Endian Half-Word Ordering</td>
<td>4-1</td>
</tr>
<tr>
<td>4-3</td>
<td>Signal Processing and Embedded Floating-Point Status and Control Register (SPEFSCR)</td>
<td>4-6</td>
</tr>
</tbody>
</table>
# Tables

<table>
<thead>
<tr>
<th>Table Number</th>
<th>Title</th>
<th>Page Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-1</td>
<td>Data Types</td>
<td>2-2</td>
</tr>
<tr>
<td>3-1</td>
<td>SPEFSCR Field Descriptions</td>
<td>3-2</td>
</tr>
<tr>
<td>3-2</td>
<td>ACC Field Descriptions</td>
<td>3-4</td>
</tr>
<tr>
<td>3-3</td>
<td>Notation Conventions</td>
<td>3-5</td>
</tr>
<tr>
<td>3-4</td>
<td>Instruction Field Descriptions</td>
<td>3-6</td>
</tr>
<tr>
<td>3-5</td>
<td>RTL Notation</td>
<td>3-8</td>
</tr>
<tr>
<td>3-6</td>
<td>Operator Precedence</td>
<td>3-11</td>
</tr>
<tr>
<td>3-7</td>
<td>Data Samples and Sizes</td>
<td>3-14</td>
</tr>
<tr>
<td>4-1</td>
<td>SPEFSCR Field Descriptions</td>
<td>4-6</td>
</tr>
<tr>
<td>4-2</td>
<td>New Tokens for Fixed-Point Data Types</td>
<td>4-10</td>
</tr>
<tr>
<td>Table Number</td>
<td>Title</td>
<td>Page Number</td>
</tr>
<tr>
<td>--------------</td>
<td>------------------------</td>
<td>-------------</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
About This Book

The primary objective of this manual is to help programmers provide software that is compatible across the family of processors that use the signal processing engine (SPE) auxiliary processing unit (APU).

Errata and Updates

Freescale recommends using the most recent version of the documentation. The information in this book is subject to change without notice, as described in the disclaimers on the title page of this book. To locate any published errata or updates for this document, refer to the website at http://www.freescale.com.

To obtain more information, contact your sales representative or visit our website at http://www.freescale.com.

Scope

The scope of this manual does not include a description of individual SPE implementations. Each PowerPC™ processor is unique in its implementation of the SPE.

Audience

This manual supports system software and application programmers who want to use the SPE APU to develop products. Users should understand the following concepts:

- Operating systems
- Microprocessor system design
- Basic principles of RISC processing
- SPE instruction set
Organization

The following list summarizes and briefly describes the major sections of this manual:

- **Chapter 1, “Overview,”** provides a general understanding of what the programming model defines in the SPE APU.
- **Chapter 2, “High-Level Language Interface,”** is useful for software engineers who need to understand how to access SPE functionality from high level languages such as C and C++.
- **Chapter 3, “SPE Operations,”** describes all instructions in the e500 core complex as well as Book E instructions that are defined for 32-bit implementations.
- **Chapter 4, “Additional Operations,”** describes data manipulation, SPE floating-point status and control register (SPEFSCR) operations, ABI extensions (malloc(), realloc(), calloc(), and new), a printf example, and additional library routines.
- **Chapter 5, “Programming Interface Examples,”** gives examples of valid and invalid initializations of the SPE data types.
- **Appendix A, “Revision History,”** lists the major differences between revisions of the Signal Processing Engine Auxiliary Processing Unit Programming Interface Manual.
- This manual also includes a glossary and an index.

Suggested Reading

The following sections note additional reading that can provide background for the information in this manual as well as general information about the architecture.

General Information

The following documentation, which is published by Morgan-Kaufmann Publishers, 340 Pine Street, Sixth Floor, San Francisco, CA, provides useful information about the PowerPC architecture and general computer architecture:


References

The following documents may interest readers of this manual:


• *System V Application Binary Interface*, PowerPC Processor Supplement, Rev. A.


## Related Documentation

Freescale documentation is available from the sources listed on the back cover of most manuals. The following list includes documentation that is related to topics in this manual:

• *AltiVec™ Technology Programming Interface Manual*

• *e500 Application Binary Interface (ABI)*

• *Freescale’s Enhanced PowerPC Architecture Implementation Standards*

• *Freescale Book E Implementation Standards: APU ID Reference*

• *e500 ABI Save/Restore Routines*

• *EREF: A Reference for Freescale Book E and the e500 Core*—This book provides a higher-level view of the programming model as it is defined by Book E, the Freescale Book E implementation standards, and the e500 microprocessor.

• Reference manuals (formerly called user’s manuals)—These books provide details about individual implementations.

• Addenda/errata to reference or user’s manuals—Because some processors have follow-on parts, an addendum is provided that describes the additional features and functionality changes. These addenda are intended for use with the corresponding reference or user’s manual.

• Application notes—These short documents address specific design issues that are useful to programmers and engineers working with Freescale processors.

Additional literature is published as new processors become available. For a current list of documentation, refer to http://www.freescale.com.
Chapter 1
Overview

This document defines a programming model to use with the signal processing engine (SPE) auxiliary processing unit (APU). This document describes three types of programming interfaces:

- A high-level language interface that is intended for use within programming languages, such as C or C++
- An application binary interface (ABI) that defines low-level coding conventions
- An assembly language interface

1.1 High-Level Language Interface

The high-level language interface enables programmers to use the SPE APU from programming languages such as C and C++, and describes fundamental data types for the SPE programming model. See Chapter 2, “High-Level Language Interface,” for details about this interface.

1.2 Application Binary Interface (ABI)

The SPE programming model extends the existing PowerPC ABIs. The extension is independent of the endian mode. The ABI reviews the data types and register usage conventions for vector register files and describes setup of the stack frame. Save and Restore functions for the vector register are included in the ABI section to advocate uniformity of method among compilers for saving and restoring vector registers.

The AltiVec™ Technology Programming Interface Manual, provides the valid set of argument types for specific AltiVec operations and predicates as well as specific AltiVec instructions that are generated for that set of arguments. The AltiVec operations and predicates are organized alphabetically in Chapter 4, “AltiVec Operations and Predicates.”
Chapter 2
High-Level Language Interface

2.1 Introduction

This document defines a programming model to use with the signal processing engine (SPE) auxiliary processing unit (APU) instruction set. The purpose of the programming model is to give users the ability to write code that utilizes the APU in a high-level language, such as C or C++. Users should not be concerned with issues such as register allocation, scheduling, and conformity to the underlying ABI, which are all associated with writing code at the assembly level.

2.2 High-Level Language Interface

The high-level language interface for SPE is intended to accomplish the following goals:

- Provide an efficient and expressive mechanism to access SPE functionality from programming languages such as C and C++
- Define a minimal set of language extensions that unambiguously describe the intent of the programmer while minimizing the impact on existing PowerPC compilers and development tools
- Define a minimal set of library extensions that are needed to support SPE
2.2.1 Data Types

Table 2-1 describes a set of fundamental data types that the SPE programming model introduces.

NOTE
The type _ev64_ stands for embedded vector of data width 64 bits.

<table>
<thead>
<tr>
<th>New C/C++ Type</th>
<th>Interpretation of Contents</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td><em>ev64_u16</em>_</td>
<td>4 unsigned 16-bit integers</td>
<td>0...65535</td>
</tr>
<tr>
<td><em>ev64_s16</em>_</td>
<td>4 signed 16-bit integers</td>
<td>-32768...32767</td>
</tr>
<tr>
<td><em>ev64_u32</em>_</td>
<td>2 unsigned 32-bit integers</td>
<td>0...2^32 - 1</td>
</tr>
<tr>
<td><em>ev64_s32</em>_</td>
<td>2 signed 32-bit integers</td>
<td>-2^31...2^31 - 1</td>
</tr>
<tr>
<td><em>ev64_u64</em>_</td>
<td>1 unsigned 64-bit integer</td>
<td>0...2^64 - 1</td>
</tr>
<tr>
<td><em>ev64_s64</em>_</td>
<td>1 signed 64-bit integer</td>
<td>-2^63...2^63 - 1</td>
</tr>
<tr>
<td>_ev64(fs)</td>
<td>2 floats</td>
<td>IEEE-754 single-precision values</td>
</tr>
<tr>
<td>_ev64Opaque</td>
<td>any of the above</td>
<td></td>
</tr>
</tbody>
</table>

The __ev64Opaque__ data type is an opaque data type that can represent any of the specified __ev64_*__ data types. All of the __ev64_*__ data types are available to programmers.

2.2.2 Alignment

Refer to the e500 ABI for full alignment details.

2.2.2.1 Alignment of __ev64_*__ Types

A defined data item of any __ev64_*__ data type in memory is always aligned on an 8-byte boundary. A pointer to any __ev64_*__ data type always points to an 8-byte boundary. The compiler is responsible for aligning any __ev64_*__ data types on an 8-byte boundary. When __ev64_*__ data is correctly aligned, a program is incorrect if it attempts to dereference a pointer to an __ev64_*__ type if the pointer does not contain an 8-byte aligned address.

In the SPE architecture, an unaligned load/store causes an alignment exception.

2.2.2.2 Alignment of Aggregates and Unions Containing __ev64_*__ Types

Aggregates (structures and arrays) and unions containing __ev64_*__ variables must be aligned on 8-byte boundaries and their internal organization must be padded, if necessary, so that each internal __ev64_*__ variable is aligned on an 8-byte boundary.
2.2.3 Extensions of C/C++ Operators for the New Types

Most C/C++ operators do not permit any of their arguments to be one of the __ev64_*__ types. Let 'a' and 'b' be variables of any __ev64_*__ type, and 'p' be a pointer to any __ev64_*__ type. The normal C/C++ operators are extended to include the operations in the following sections.

2.2.3.1 sizeof()

The functions sizeof(a) and sizeof(*p) return 8.

2.2.3.2 Assignment

Assignment is allowed only if both the left- and right-hand sides of an expression are the same __ev64_*__ type. For example, the expression a=b is valid and represents assignment of 'b' to 'a'. The one exception to the rule occurs when 'a' or 'b' is of type __ev64_opaque__. Let 'o' be of type __ev64_opaque__ and let 'a' be of any __ev64_*__ type.

The assignments a=o and o=a are allowed and have implicit casts. Otherwise, the expression is invalid, and the compiler must signal an error.

2.2.3.3 Address Operator

The operation &a is valid if 'a' is an __ev64_*__ type. The result of the operation is a pointer to 'a'.

2.2.3.4 Pointer Arithmetic

The usual pointer arithmetic can be performed on p. In particular, p+1 is a pointer to the next __ev64_*__ element after p.

2.2.3.5 Pointer Dereferencing

If 'p' is a pointer to an __ev64_*__ type, *p implies either a 64-bit SPE load from the address, equivalent to the intrinsic __ev_ldd(p,0), or a 64-bit SPE store to that address, equivalent to the intrinsic __ev_stdd(p,0). Dereferencing a pointer to a non-__ev64_*__ type produces the standard behavior of either a load or a copy of the corresponding type.

Section 2.2.2.1, “Alignment of __ev64_*__ Types,” describes unaligned accesses.

2.2.3.6 Type Casting

Pointers to __ev64_*__ and existing types may be cast back and forth to each other. Casting a pointer to an __ev64_*__ type represents an (unchecked) assertion that the address is 8-byte aligned.

Casting from a integral type to a pointer to an __ev64_*__ type is allowed.
For example:

```c
__ev64_u16  *a = (__ev64_u16  *) 0x48;
```

Casting between `__ev64_*` types and existing types is not allowed.

Casting between `__ev64_*` types and pointers to existing types is not allowed.

The behaviors expected from such casting are provided instead of using intrinsics.

The intrinsics provide the ability to extract existing data types out of `__ev64_*` variables as well as the ability to insert into and/or create `__ev64_*` variables from existing data types. Normal C casts provide casts from one `__ev64_*` type to another.

An implicit cast is performed when going to `__ev64_opaque__` from any other `__ev64_*` type. An implicit cast occurs when going from `__ev64_opaque__` to any other `__ev64_*` type. The implicit casts that occur when going between `__ev64_opaque__` and any other `__ev64_*` type also apply to pointers of type `__ev64_opaque__`. When casting between any two `__ev64_*` types not including `__ev64_opaque__`, an explicit cast is required. When casting between pointers to any two `__ev64_*` types not including `__ev64_opaque__`, an explicit cast is required. No cast or promotion performs a conversion; the bit pattern of the result is the same as the bit pattern of the argument that is cast.

### 2.2.4 New Operators

New operators are introduced to construct `__ev64_*` values and allow full access to the functionality that the SPE architecture provides.

#### 2.2.4.1 __ev64_* Initialization and Literals

The `__ev64_opaque__` type is the only `__ev64_*` type that cannot be initialized. The remaining `__ev64_*` types can be initialized using the C99 array initialization syntax. Each type is treated as an array of the specified data contents of the appropriate size. The following code exemplifies the initialization of these types:

```c
__ev64_u16  a = { 0, 1, 2, 3 };  
__ev64_s16  b = { -1, -2, -3, 4 };  
__ev64_u32  c = { 3, 4 };  
__ev64_s32  d = { -2, 4 };  
__ev64_u64  e = { 17 };  
__ev64_s64  f = { 23 };  
__ev64_fs   g = { 2.4, -3.2 };  
```

```c
c = __ev_addw(a, (__ev64_s16__){2,1,5,2});
```

#### 2.2.4.2 New Operators Representing SPE Operations

New operators are introduced to allow full access to the functionality that the SPE architecture provides. Language structures that parse like function calls represent these operators in the programming language.
The names associated with these operations are all prefixed with "__ev_". The appearance of one of these forms can indicate one of the following:

- A specific SPE operation, like __ev_addw(__ev64_opaque__ a, __ev64_opaque__ b)
- A predicate computed from a SPE operation, like __ev_all_eq(__ev64_opaque__ a, __ev64_opaque__ b)
- Creation, insertion, extraction of __ev64_opaque__ values

Each operator representing an SPE operation takes a list of arguments representing the input operands (in the order in which they are shown in the architecture specification) and returns a result that could be void. The programming model restricts the operand types that are permitted for each SPE operation. Predicate intrinsics handle comparison operations in the SPE programming model.

Each compare operation has the following predicate intrinsics associated with it:

- __any__
- __all__
- __upper__
- __lower__
- __select__

Each predicate returns an integer (0/1) with the result of the compare. The compiler allocates a CR field for use in the comparison and to optimize conditional statements.

### 2.2.5 Programming Interface

This document does not prohibit or require an implementation to provide any set of include files to provide access to the intrinsics. If an implementation requires that an include file be used before the use of the intrinsics described in this document, that file should be <spe.h>.

This document does require that prototypes for the additional library routines described are accessible by means of the include file <spe.h>. If an implementation should provide a __SPE__, define it with a nonzero value. That definition should not occur in the <spe.h> header file.
Chapter 3
SPE Operations

This chapter describes the following instructions:

- All instructions in the e500 core complex, including numerous instructions that Book E does not define.
- Book E instructions that are defined for 32-bit implementations, including many instructions that are not implemented on the e500 core complex.

3.1 Signal Processing Engine (SPE) APU Registers

The SPE includes the following two registers:

- The signal processing and embedded floating-point status and control register (SPEFSCR), which is described in Section 3.1.1, “Signal Processing and Embedded Floating-Point Status and Control Register (SPEFSCR).”
- A 64-bit accumulator, which is described in Section 3.1.2, “Accumulator (ACC).”
3.1.1 Signal Processing and Embedded Floating-Point Status and Control Register (SPEFSCR)

The SPEFSCR, which is shown in Figure 3-1, is used for status and control of SPE instructions.

*Figure 3-1. Signal Processing and Embedded Floating-Point Status and Control Register (SPEFSCR)*

Table 3-1 describes SPEFSCR bits.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td>SOVH</td>
<td>Summary integer overflow high, which is set whenever an instruction other than mtspr sets OVH. SOVH remains set until a mtspr[SPEFSCR] clears it.</td>
</tr>
<tr>
<td>33</td>
<td>OVH</td>
<td>Integer overflow high. An overflow occurred in the upper half of the register while executing a SPE integer instruction.</td>
</tr>
<tr>
<td>34</td>
<td>FGH</td>
<td>Embedded floating-point guard bit high. Floating-point guard bit from the upper half. The value is undefined if the processor takes a floating-point exception caused by input error, floating-point overflow, or floating-point underflow.</td>
</tr>
<tr>
<td>35</td>
<td>FXH</td>
<td>Embedded floating-point sticky bit high. Floating bit from the upper half. The value is undefined if the processor takes a floating-point exception caused by input error, floating-point overflow, or floating-point underflow.</td>
</tr>
<tr>
<td>36</td>
<td>FINVH</td>
<td>Embedded floating-point invalid operation error high. Set when an input value on the high side is a NaN, Inf, or Denorm. Also set on a divide if both the dividend and divisor are zero.</td>
</tr>
<tr>
<td>37</td>
<td>FDBZH</td>
<td>Embedded floating-point divide by zero error high. Set if the dividend is non-zero and the divisor is zero.</td>
</tr>
<tr>
<td>38</td>
<td>FUNFH</td>
<td>Embedded floating-point underflow error high</td>
</tr>
<tr>
<td>39</td>
<td>FOVFH</td>
<td>Embedded floating-point overflow error high</td>
</tr>
<tr>
<td>40–41</td>
<td>—</td>
<td>Reserved and should be cleared</td>
</tr>
</tbody>
</table>
Table 3-1. SPEFSCR Field Descriptions (continued)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>42</td>
<td>FINXS</td>
<td>Embedded floating-point inexact sticky. FINXS = FINXS</td>
</tr>
<tr>
<td>43</td>
<td>FINVS</td>
<td>Embedded floating-point invalid operation sticky. Location for software to use when implementing true IEEE floating-point.</td>
</tr>
<tr>
<td>44</td>
<td>FDBZS</td>
<td>Embedded floating-point divide by zero sticky. FDBZS = FDBZS</td>
</tr>
<tr>
<td>45</td>
<td>FUNFS</td>
<td>Embedded floating-point underflow sticky. Storage location for software to use when implementing true IEEE floating-point.</td>
</tr>
<tr>
<td>46</td>
<td>FOVFS</td>
<td>Embedded floating-point overflow sticky. Storage location for software to use when implementing true IEEE floating-point.</td>
</tr>
<tr>
<td>47</td>
<td>MODE</td>
<td>Embedded floating-point mode (read-only on e500)</td>
</tr>
<tr>
<td>48</td>
<td>SOV</td>
<td>Integer summary overflow. Set whenever an SPE instruction other than mtsp</td>
</tr>
<tr>
<td>49</td>
<td>OV</td>
<td>Integer overflow. An overflow occurred in the lower half of the register while a SPE integer instruction was executed.</td>
</tr>
<tr>
<td>50</td>
<td>FG</td>
<td>Embedded floating-point guard bit. Floating-point guard bit from the lower half. The value is undefined if the processor takes a floating-point exception caused by input error, floating-point overflow, or floating-point underflow.</td>
</tr>
<tr>
<td>51</td>
<td>FX</td>
<td>Embedded floating-point sticky bit. Floating bit from the lower half. The value is undefined if the processor takes a floating-point exception caused by input error, floating-point overflow, or floating-point underflow.</td>
</tr>
<tr>
<td>52</td>
<td>FINV</td>
<td>Embedded floating-point invalid operation error. Set when an input value on the high side is a NaN, Inf, or Denorm. Also set on a divide if both the dividend and divisor are zero.</td>
</tr>
<tr>
<td>53</td>
<td>FDBZ</td>
<td>Embedded floating-point divide by zero error. Set if the dividend is non-zero and the divisor is zero.</td>
</tr>
<tr>
<td>54</td>
<td>FUNF</td>
<td>Embedded floating-point underflow error</td>
</tr>
<tr>
<td>55</td>
<td>FOVF</td>
<td>Embedded floating-point overflow error</td>
</tr>
<tr>
<td>56</td>
<td>—</td>
<td>Reserved and should be cleared</td>
</tr>
<tr>
<td>57</td>
<td>FINXE</td>
<td>Embedded floating-point inexact enable</td>
</tr>
<tr>
<td>58</td>
<td>FINVE</td>
<td>Embedded floating-point invalid operation/input error exception enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 Exception disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 Exception enabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If the exception is enabled, a floating-point data exception is taken if a floating-point instruction sets FINV or FINVH.</td>
</tr>
<tr>
<td>59</td>
<td>FDBZE</td>
<td>Embedded floating-point divide-by-zero exception enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 Exception disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 Exception enabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If the exception is enabled, a floating-point data exception is taken if a floating-point instruction sets FDBZ or FDBZH.</td>
</tr>
<tr>
<td>60</td>
<td>FUNFE</td>
<td>Embedded floating-point underflow exception enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0 Exception disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1 Exception enabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If the exception is enabled, a floating-point data exception is taken if a floating-point instruction sets FUNF or FUNFH.</td>
</tr>
</tbody>
</table>
The 64-bit architectural accumulator register shown in Figure 3-2 holds the results of multiply accumulate (MAC) forms of SPE integer instructions. The ACC allows back-to-back execution of dependent MAC instructions that are in inner loops of DSP code such as FIR filters. The ACC is partially visible to the programmer; its results need not be read explicitly to be used. Instead, the results are always copied into a 64-bit destination GPR specified by the instruction. The ACC, however, must be explicitly cleared when starting a new MAC loop. Depending on the instruction type, the ACC can hold either a 64-bit value or a vector of two 32-bit elements.

The Initialize Accumulator instruction (\texttt{evmra}), which is described in the Instruction Set chapter of \textit{EREF: A Reference for Freescale Book E and the e500 Core}, initializes the ACC.

![Figure 3-2. Accumulator (ACC)](image)

Table 3-2 describes ACC fields.

### Table 3-2. ACC Field Descriptions

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0–31</td>
<td>Upper word</td>
<td>Holds the upper-word accumulate value for SPE multiply with accumulate instructions</td>
</tr>
<tr>
<td>32–63</td>
<td>Lower word</td>
<td>Holds the lower-word accumulate value for SPE multiply with accumulate instructions</td>
</tr>
</tbody>
</table>
### 3.2 Notation

Table 3-3 shows definitions and notation that appear throughout this document.

#### Table 3-3. Notation Conventions

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>( X_p )</td>
<td>Bit ( p ) of register/field ( X )</td>
</tr>
<tr>
<td>( X_{p:q} )</td>
<td>Bits ( p ) through ( q ) of register/field ( X )</td>
</tr>
<tr>
<td>( X_{p\ldots q} )</td>
<td>Bits ( p, q, \ldots ) of register/field ( X )</td>
</tr>
<tr>
<td>( \neg X )</td>
<td>The ones complement of the contents of ( X )</td>
</tr>
<tr>
<td>Field ( i )</td>
<td>Bits ( 4 \times i ) through ( 4 \times i + 3 ) of a register</td>
</tr>
<tr>
<td>.</td>
<td>As the last character of an instruction mnemonic, this character indicates that the instruction records status information in certain fields of the condition register as a side effect of execution, as described in the Register Model chapter of <em>EREF: A Reference for Freescale Book E and the e500 Core</em>.</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>( x^n )</td>
<td>( x ) raised to the ( n )th power.</td>
</tr>
<tr>
<td>( n_x )</td>
<td>Replication of ( x ), ( n ) times (i.e., ( x ) concatenated to itself ( n-1 ) times). ( n_0 ) and ( n_1 ) are special cases: ( n_0 ) means a field of ( n ) bits with each bit equal to 0. Thus, ( 5_0 ) is equivalent to ( 0b0_0000 ). ( n_1 ) means a field of ( n ) bits with each bit equal to 1. Thus, ( 5_1 ) is equivalent to ( 0b1_1111 ).</td>
</tr>
<tr>
<td>/, //, ///</td>
<td>Reserved field in an instruction or in a register. Each bit and field in instructions, in status and control registers (such as the XER), and in SPRs is defined, allocated, or reserved.</td>
</tr>
</tbody>
</table>
### 3.3 Instruction Fields

Table 3-4 describes instruction fields.

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
</table>
| AA (30) | Absolute address bit.  
0 The immediate field represents an address relative to the current instruction address.  
For I-form branch instructions, the effective address of the branch target is the sum $320 || (CIA+EXTS(LI||0b00))32–63$.  
For B-form branch instructions, the effective address of the branch target is the sum $320 || (CIA+EXTS(BD||0b00))32–63$.  
For I-form branch extended instructions, the effective address of the branch target is the sum $CIA+EXTS(LI||0b00)$.  
For B-form branch extended instructions, the effective address of the branch target is the sum $CIA+EXTS(BD||0b00)$.  
1 The immediate field represents an absolute address.  
For I-form branch instructions, the effective address of the branch target is the value $320 || EXTS(LI||0b00)32–63$.  
For B-form branch instructions, the effective address of the branch target is the value $320 || EXTS(BD||0b00)32–63$.  
For I-form branch extended instructions, the effective address of the branch target is the value $EXTS(LI||0b00)$.  
For B-form branch extended instructions, the effective address of the branch target is the value $EXTS(BD||0b00)$. |
| crbA (11–15) | Specifies a condition register bit to be used as a source |
| crbB (16–20) | Specifies a condition register bit to be used as a source |
| crbD (16–29) | Immediate field specifying a 14-bit signed two’s complement branch displacement that is concatenated on the right with $0b00$ and sign-extended to 64 bits. |
| crfD (6–8) | Specifies a CR field to be used as a target |
| crfS (11–13) | Specifies a CR field to be used as a source |
| BI (11–15) | Specifies a condition register bit to be used as the condition of a branch conditional instruction |
| BO (6–10) | Specifies options for branch conditional instructions |
| crbD (6–10) | Specifies a CR bit for use as a target |
| CT (6–10) | Cache touch instructions (dcbt, dcbtst, and icbt) use this field to specify the target portion of the cache facility to place the prefetched data or instructions. This field is implementation-dependent. |
| D (16–31) | Immediate field that specifies a 16-bit signed two’s complement integer that is sign-extended to 64 bits |
| DE (16–27) | Immediate field that specifies a 12-bit signed two’s complement integer that is sign-extended to 64 bits |
| DES (16–27) | Immediate field that specifies a 12-bit signed two’s complement integer that is concatenated on the right with $0b00$ and sign-extended to 64 bits |
| E (15) | Immediate field that specifies a 1-bit value that wrteei uses to place in MSR[EE] (external input enable bit) |
| CRM (12–19) | Field mask that identifies the condition register fields that the mtcrf instruction updates |
### Table 3-4. Instruction Field Descriptions (continued)

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LI (6–29)</td>
<td>Immediate field that specifies a 24-bit signed two's complement integer that is concatenated on the right with <code>0b00</code> and sign-extended to 64 bits</td>
</tr>
<tr>
<td>LK (31)</td>
<td>Link bit that indicates whether the link register (LR) is set. &lt;br&gt;0  Do not set the LR. &lt;br&gt;1  Set the LR. The sum of the value 4 and the address of the branch instruction is placed into the LR.</td>
</tr>
<tr>
<td>MB (21–25) and ME (26–30)</td>
<td>Fields that M-form rotate instructions use to specify a 64-bit mask consisting of 1s from bit MB+32 through bit ME+32 inclusive and 0s elsewhere</td>
</tr>
<tr>
<td>mb (26</td>
<td></td>
</tr>
<tr>
<td>me (26</td>
<td></td>
</tr>
<tr>
<td>MO (6–10)</td>
<td>Specifies the subset of memory accesses that a Memory Barrier instruction (<code>mbar</code>) ordered</td>
</tr>
<tr>
<td>NB (16–20)</td>
<td>Specifies the number of bytes to move in an immediate Move Assist instruction</td>
</tr>
<tr>
<td>OPCODE (0–5)</td>
<td>Primary opcode field</td>
</tr>
<tr>
<td>rA (11–15)</td>
<td>Specifies a GPR to be used as a source or as a target</td>
</tr>
<tr>
<td>rB (16–20)</td>
<td>Specifies a GPR to be used as a source</td>
</tr>
<tr>
<td>Rc (31)</td>
<td>Record bit. &lt;br&gt;0  Do not alter the condition register. &lt;br&gt;1  Set condition register field 0 or field 1.</td>
</tr>
<tr>
<td>RS (6–10)</td>
<td>Specifies a GPR to be used as a source</td>
</tr>
<tr>
<td>rD (6–10)</td>
<td>Specifies a GPR to be used as a target</td>
</tr>
<tr>
<td>SH (16–20)</td>
<td>Specifies a shift amount in Rotate Word Immediate and Shift Word Immediate instructions</td>
</tr>
<tr>
<td>sh (30</td>
<td></td>
</tr>
<tr>
<td>SIMM (16–31)</td>
<td>Immediate field that specifies a 16-bit signed integer</td>
</tr>
<tr>
<td>SPRN (16–20</td>
<td></td>
</tr>
<tr>
<td>TO (6–10)</td>
<td>Specifies the conditions on which to trap</td>
</tr>
<tr>
<td>UIIMM (16–31)</td>
<td>Immediate field that specifies a 16-bit unsigned integer</td>
</tr>
<tr>
<td>WS (18–20)</td>
<td>Specifies a word in the TLB entry that is being accessed</td>
</tr>
</tbody>
</table>
3.4 Description of Instruction Operation

A series of statements that use a semi-formal language at the register transfer level (RTL) describes the operation of most instructions. RTL uses the general notation that is shown in Table 3-3 and Table 3-4 and conventions that are specific to RTL, shown in Table 3-5. Figure 3-3 gives an example. Some of this notation is used in the formal descriptions of instructions.

The RTL descriptions cover the normal execution of the instruction, except that the standard settings of the condition register, integer exception register, floating-point status, and control register are not always shown. (Nonstandard setting of these registers, such as the setting of the condition register field 0 by the stwcx instruction, is shown.) The RTL descriptions do not cover all cases in which the interrupt may be invoked, or for which the results are boundedly undefined, and may not cover all invalid forms.

RTL descriptions specify the architectural transformation that the execution of an instruction performs. They do not imply any particular implementation.

<table>
<thead>
<tr>
<th>Notation</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>←</td>
<td>Assignment</td>
</tr>
<tr>
<td>←f</td>
<td>Assignment in which the data may be reformatted in the target location</td>
</tr>
<tr>
<td>¬</td>
<td>NOT logical operator (one's complement)</td>
</tr>
<tr>
<td>+</td>
<td>Two's complement addition</td>
</tr>
<tr>
<td>−</td>
<td>Two's complement subtraction, unary minus</td>
</tr>
<tr>
<td>×</td>
<td>Multiplication</td>
</tr>
<tr>
<td>÷</td>
<td>Division (yielding quotient)</td>
</tr>
<tr>
<td>+dp</td>
<td>Floating-point addition, result rounded to double-precision</td>
</tr>
<tr>
<td>−dp</td>
<td>Floating-point subtraction, result rounded to double-precision</td>
</tr>
<tr>
<td>×dp</td>
<td>Floating-point multiplication, product rounded to double-precision</td>
</tr>
<tr>
<td>÷dp</td>
<td>Floating-point division quotient, rounded to double-precision</td>
</tr>
<tr>
<td>+sp</td>
<td>Floating-point addition, result rounded to single-precision</td>
</tr>
<tr>
<td>−sp</td>
<td>Floating-point subtraction, result rounded to single-precision</td>
</tr>
<tr>
<td>×sf</td>
<td>Signed fractional multiplication</td>
</tr>
<tr>
<td>×si</td>
<td>Signed integer multiplication</td>
</tr>
<tr>
<td>×sp</td>
<td>Floating-point multiplication, result rounded to single-precision</td>
</tr>
<tr>
<td>÷sp</td>
<td>Floating-point division, result rounded to single-precision</td>
</tr>
<tr>
<td>×fp</td>
<td>Floating-point multiplication to infinite precision (no rounding)</td>
</tr>
<tr>
<td>×ui</td>
<td>Unsigned integer multiplication</td>
</tr>
</tbody>
</table>
### Table 3-5. RTL Notation (continued)

<table>
<thead>
<tr>
<th>Notation</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPSquareRoot-Double(x)</td>
<td>Floating-point $\sqrt{x}$, result rounded to double-precision</td>
</tr>
<tr>
<td>FPSquareRoot-Single(x)</td>
<td>Floating-point $\sqrt{x}$, result rounded to single-precision</td>
</tr>
<tr>
<td>FPReciprocal-Estimate(x)</td>
<td>Floating-point estimate of $\frac{1}{x}$</td>
</tr>
<tr>
<td>FPReciprocal-SquareRoot-Estimate(x)</td>
<td>Floating-point estimate of $\frac{1}{\sqrt{x}}$</td>
</tr>
<tr>
<td>Allocate-DataCache-Block(x)</td>
<td>If the block containing the byte addressed by x does not exist in the data cache, allocate a block in the data cache and set the contents of the block to 0.</td>
</tr>
<tr>
<td>Flush-DataCache-Block(x)</td>
<td>If the block containing the byte addressed by x exists in the data cache and is dirty, the block is written to main memory and is removed from the data cache.</td>
</tr>
<tr>
<td>Invalidate-DataCache-Block(x)</td>
<td>If the block containing the byte addressed by x exists in the data cache, the block is removed from the data cache.</td>
</tr>
<tr>
<td>Store-DataCache-Block(x)</td>
<td>If the block containing the byte addressed by x exists in the data cache and is dirty, the block is written to main memory but may remain in the data cache.</td>
</tr>
<tr>
<td>Prefetch-DataCache-Block(x,y)</td>
<td>If the block containing the byte addressed by x does not exist in the portion of the data cache specified by y, the block in memory is copied into the data cache.</td>
</tr>
<tr>
<td>Prefetch-ForStore-DataCache-Block(x,y)</td>
<td>If the block containing the byte addressed by x does not exist in the portion of the data cache specified by y, the block in memory is copied into the data cache and made exclusive to the processor that is executing the instruction.</td>
</tr>
<tr>
<td>ZeroDataCache-Block(x)</td>
<td>The contents of the block containing the byte addressed by x in the data cache is cleared.</td>
</tr>
<tr>
<td>Invalidate-Instruction-CacheBlock(x)</td>
<td>If the block containing the byte addressed by x is in the instruction cache, the block is removed from the instruction cache.</td>
</tr>
<tr>
<td>Prefetch-Instruction-CacheBlock(x,y)</td>
<td>If the block containing the byte addressed by x does not exist in the portion of the instruction cache specified by y, the block in memory is copied into the instruction cache.</td>
</tr>
<tr>
<td>$=, \neq$</td>
<td>Equal to, Not Equal to relations</td>
</tr>
<tr>
<td>$&lt;, \leq, &gt;, \geq$</td>
<td>Signed comparison relations</td>
</tr>
<tr>
<td>$&lt;u, &gt;u$</td>
<td>Unsigned comparison relations</td>
</tr>
<tr>
<td>?</td>
<td>Unordered comparison relation</td>
</tr>
<tr>
<td>$&amp;,</td>
<td>$</td>
</tr>
<tr>
<td>$\oplus, =$</td>
<td>Exclusive OR, Equivalence logical operators ($(a=b) = (a\oplus\neg b)$)</td>
</tr>
<tr>
<td>ABS(x)</td>
<td>Absolute value of x</td>
</tr>
<tr>
<td>APID(x)</td>
<td>Returns an implementation-dependent information on the presence and status of the auxiliary processing extensions specified by x</td>
</tr>
<tr>
<td>CEIL(x)</td>
<td>Least integer $\geq x$</td>
</tr>
<tr>
<td>CnvtFP32ToI32Sat(fp, signed,upper_lower,round,fractional)</td>
<td>Converts a 32 bit floating point number to a 32 bit integer if possible, otherwise it saturates.</td>
</tr>
</tbody>
</table>
Table 3-5. RTL Notation (continued)

<table>
<thead>
<tr>
<th>Notation</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>CnvIt32ToFP32Sat(v,signed,upper_lower,fractional)</td>
<td>Converts a 32 bit integer to a 32 bit floating point number if possible, otherwise it saturates.</td>
</tr>
<tr>
<td>EXTS(x)</td>
<td>Result of extending x on the left with signed bits</td>
</tr>
<tr>
<td>EXTZ(x)</td>
<td>Result of extending x on the left with zeros</td>
</tr>
<tr>
<td>GPR(x)</td>
<td>General purpose register x</td>
</tr>
<tr>
<td>MASK(x, y)</td>
<td>Mask that has ones in bit positions x through y (wrapping if x&gt;y) and zeros elsewhere</td>
</tr>
<tr>
<td>MEM(x,1)</td>
<td>Contents of the byte of memory located at address x</td>
</tr>
<tr>
<td>MEM(x,y)(for y={2,4,8})</td>
<td>Contents of y bytes of memory starting at address x.</td>
</tr>
<tr>
<td>MOD(x, y)</td>
<td>Modulo y of x (remainder of x divided by y)</td>
</tr>
<tr>
<td>ROTL32(x, y)</td>
<td>Result of rotating the value x</td>
</tr>
<tr>
<td>SINGLE(x)</td>
<td>Result of converting x from floating-point double format to floating-point single format</td>
</tr>
<tr>
<td>SPREG(x)</td>
<td>Special-purpose register x</td>
</tr>
<tr>
<td>TRAP</td>
<td>Invoke a trap-type program interrupt</td>
</tr>
<tr>
<td>characterization</td>
<td>Reference to setting status bits in a standard way that is explained in the text</td>
</tr>
<tr>
<td>undefined</td>
<td>Undefined value that may vary between implementations and between different executions on the same implementation</td>
</tr>
<tr>
<td>CIA</td>
<td>Current instruction address, which is the address of the instruction that is described in RTL. Used by relative branches to set the next instruction address (NIA) and by branch instructions with LK=1 to set the LR. CIA does not correspond to any architected register.</td>
</tr>
<tr>
<td>NIA</td>
<td>Next instruction address, and the address of the next instruction to be executed. For a successful branch, the next instruction address is the branch target address: in RTL, indicated by assigning a value to NIA. For other instructions that cause non-sequential instruction fetching, the RTL is similar. For instructions that do not branch, and do not otherwise cause instruction fetching to be non-sequential, the next instruction address is CIA+4. NIA does not correspond to any architected register.</td>
</tr>
<tr>
<td>if ... then ... else ...</td>
<td>Conditional execution indenting shows range; else is optional.</td>
</tr>
<tr>
<td>do</td>
<td>Do loop, indenting shows range. ‘To’ and/or ‘by’ clauses specify incrementing an iteration variable, and a ‘while’ clause gives termination conditions.</td>
</tr>
<tr>
<td>leave</td>
<td>Leave innermost do loop, or do loop described in leave statement</td>
</tr>
</tbody>
</table>
Table 3-6 summarizes precedence rules for RTL operators. Operators that are higher in the table are applied before those that are lower in the table. Operators at the same level in the table associate from left to right, from right to left, or not at all, as shown. (For example, the – operator associates from left to right, so \(a-b-c = (a-b)-c\).) Using parentheses can increase clarity or override the evaluation order that the table implies; parenthesized expressions are evaluated before serving as parameters.

### Table 3-6. Operator Precedence

<table>
<thead>
<tr>
<th>Operators</th>
<th>Associativity</th>
</tr>
</thead>
<tbody>
<tr>
<td>Subscript, function evaluation</td>
<td>Left to right</td>
</tr>
<tr>
<td>Pre-superscript (replication), post-superscript (exponentiation)</td>
<td>Right to left</td>
</tr>
<tr>
<td>unary -, –</td>
<td>Right to left</td>
</tr>
<tr>
<td>(\times, \div)</td>
<td>Left to right</td>
</tr>
<tr>
<td>(+, –)</td>
<td>Left to right</td>
</tr>
<tr>
<td>(</td>
<td>)</td>
</tr>
<tr>
<td>(=, \neq, \leq, \geq, &lt;u, &gt;u, ?)</td>
<td>Left to right</td>
</tr>
<tr>
<td>&amp;, \oplus, \equiv</td>
<td>Left to right</td>
</tr>
<tr>
<td>(</td>
<td>)</td>
</tr>
<tr>
<td>(: (\text{range}))</td>
<td>None</td>
</tr>
<tr>
<td>(\leftarrow)</td>
<td>None</td>
</tr>
</tbody>
</table>
3.5 Intrinsics

The rest of this chapter describes individual instructions, which are listed in alphabetical order by mnemonic. Figure 3-3 shows the format for instruction description pages.

### 3.5.1 Intrinsic Definitions

For saturation, left shifts, and bit reversal, the pseudo RTL is provided here to more accurately describe those functions that are referenced in the instruction pseudo RTL.

#### 3.5.1.1 Saturation

```plaintext
SATURATE(overflow, carry, saturated_underflow, saturated_overflow, value)

if overflow then
  if carry then
    return saturated_underflow
  else
    return saturated_overflow
else
  return value
```

Figure 3-3. Instruction Description
3.5.1.2 Shift

\[ SL(value, \text{cnt}) \]
\[
\text{if } \text{cnt} > 31 \text{ then } \\
\quad \text{return } 0 \\
\text{else} \\
\quad \text{return } (value \ll \text{cnt}) \\
\]

3.5.1.3 Bit Reverse

\[ \text{BITREVERSE(value)} \]
\[
\text{result } \leftarrow 0 \\
\text{mask } \leftarrow 1 \\
\text{shift } \leftarrow 31 \\
\text{cnt } \leftarrow 32 \\
\text{while } \text{cnt} > 0 \text{ then do} \\
\quad \text{t } \leftarrow \text{data } \& \text{ mask} \\
\quad \text{if } \text{shift } \geq 0 \text{ then} \\
\quad \quad \text{result } \leftarrow (t \ll \text{shift}) \mid \text{result} \\
\quad \quad \text{else} \\
\quad \quad \quad \text{result } \leftarrow (t \gg \text{-shift}) \mid \text{result} \\
\quad \text{cnt } \leftarrow \text{cnt } - 1 \\
\quad \text{shift } \leftarrow \text{shift } - 2 \\
\quad \text{mask } \leftarrow \text{mask } \ll 1 \\
\text{return result} \\
\]
**__brinc__**

**Bit Reversed Increment**

\[
d = \text{__brinc}(a,b)
\]

\[
n \leftarrow \text{MASKBITS} \quad // \text{Imp dependent # of mask bits}
\]

\[
\text{mask} \leftarrow b_{64-n:63} \quad // \text{Least sig. n bits of register}
\]

\[
\text{temp0} \leftarrow a_{64-n:63}
\]

\[
\text{temp1} \leftarrow \text{bitreverse}(1 + \text{bitreverse}(a | (\sim\text{mask})))
\]

\[
d \leftarrow a_{0:63-n} \quad || (d \& \text{mask})
\]

**brinc** provides a way for software to access FFT data in a bit-reversed manner. Parameter \(a\) contains the index into a buffer that contains data on which FFT is to be performed. Parameter \(b\) contains a mask that allows the index to be updated with bit-reversed addressing. Typically this instruction precedes a load with index instruction; for example,

\[
brinc \ r2, \ r3, \ r4
\]

\[
\text{lhrx} \ r8, \ r5, \ r2
\]

Parameter \(b\) contains a bit-mask that is based on the number of points in an FFT. To access a buffer containing \(n\) byte sized data that is to be accessed with bit-reversed addressing, the mask has \(\log_2 n\) 1s in the least significant bit positions and 0s in the remaining most significant bit positions. If, however, the data size is a multiple of a half word or a word, the mask is constructed so that the 1s are shifted left by \(\log_2 (\text{size of the data})\) and 0s are placed in the least significant bit positions. **Table 3-7** shows example values of masks for different data sizes and number of data.

<table>
<thead>
<tr>
<th>Number of Data Samples</th>
<th>Byte</th>
<th>Half Word</th>
<th>Word</th>
<th>Double Word</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>000...0000111</td>
<td>000...0001110</td>
<td>000...00011100</td>
<td>000...000111000</td>
</tr>
<tr>
<td>16</td>
<td>000...0001111</td>
<td>000...0011110</td>
<td>000...00111100</td>
<td>000...001111000</td>
</tr>
<tr>
<td>32</td>
<td>000...0011111</td>
<td>000...0111110</td>
<td>000...01111100</td>
<td>000...011111000</td>
</tr>
<tr>
<td>64</td>
<td>000...0111111</td>
<td>000...1111110</td>
<td>000...11111100</td>
<td>000...111111000</td>
</tr>
</tbody>
</table>

**Table 3-7. Data Samples and Sizes**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint32_t</td>
<td>uint32_t</td>
<td>uint32_t</td>
<td>__brinc d,a,b</td>
</tr>
</tbody>
</table>

Architecture Note: An implementation can restrict the number of bits specified in a mask. The number of bits in a mask may not exceed 32.

Architecture Note: This instruction only modifies the lower 32 bits of the destination register in 32-bit implementations. For 64-bit implementations in 32-bit mode, the contents of the upper 32 bits of the destination register are undefined.

Architecture Note: Execution of brinc does not cause SPE Unavailable exceptions, regardless of the state of MSRSPE.
___ev_abs
Vector Absolute Value

d = __ev_abs(a)

\[
d_{0:31} \leftarrow \text{ABS}(a_{0:31})
\]

\[
d_{32:63} \leftarrow \text{ABS}(a_{32:63})
\]

The absolute value of each element of a parameter is placed in the corresponding elements of parameter d. An absolute value of 0x8000_0000 (most negative number) returns 0x8000_0000. No overflow is detected.

Figure 3-4. Vector Absolute Value (___ev_abs)
**__ev_addiw**

Vector Add Immediate Word

\[ d = \texttt{__ev_addiw} (a, b) \]

\[
\begin{align*}
    d_{0:31} & \leftarrow a_{0:31} + \text{EXTZ}(b) \text{ // Modulo sum} \\
    d_{32:63} & \leftarrow a_{32:63} + \text{EXTZ}(b) \text{ // Modulo sum}
\end{align*}
\]

Parameter \( b \) is zero-extended and added to both the high and low elements of parameter \( a \) and the results are placed in the parameter \( d \).

**NOTE**

The same value is added to both elements of the register.

![Figure 3-5. Vector Add Immediate Word (__ev_addiw)](image_url)

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>5-bit unsigned literal</td>
<td>evaddiw ( d, a, b )</td>
</tr>
</tbody>
</table>
**__ev_addsmiaaw**

Vector Add Signed, Modulo, Integer to Accumulator Word

\[
d = __ev_addsmiaaw (a)
\]

// high
\[
d_{0:31} \leftarrow ACC_{0:31} + a_{0:31} // low
\]
\[
d_{32:63} \leftarrow ACC_{32:63} + a_{32:63}
\]
// update accumulator
\[
ACC_{0:63} \leftarrow d_{0:63}
\]

Each word element in parameter \(a\) is added to the corresponding element in the accumulator and the results are placed in parameter \(d\) and into the accumulator.

Other registers altered: ACC

---

**Figure 3-6. Vector Add Signed, Modulo, Integer to Accumulator Word (__ev_addsmiaaw)**

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evaddsmiaaw d,a</td>
</tr>
</tbody>
</table>
__ev_addssiaaw

Vector Add Signed, Saturate, Integer to Accumulator Word

d = __ev_addssiaaw (a)

```plaintext
// high
temp0:63 ← EXTS(ACC0:31) + EXTS(a0:31)
ovh ← temp31 ⊕ temp32
d0:31 ← SATURATE(ovh, temp31, 0x80000000, 0x7fffffff, temp32:63)
// low
temp0:63 ← EXTS(ACC32:63) + EXTS(a32:63)
ovl ← temp31 ⊕ temp32
d32:63 ← SATURATE(ovl, temp31, 0x80000000, 0x7fffffff, temp32:63)

ACC0:63 ← d0:63
SPEFSCR_OVH ← ovh
SPEFSCR_OV ← ovl
SPEFSCR_SOVH ← SPEFSCR_SOV | ovh
SPEFSCR_SOV ← SPEFSCR_SOV | ovl
```

Each signed integer word element in parameter a is sign-extended and added to the corresponding sign-extended element in the accumulator, saturating if overflow or underflow occurs, and the results are placed in parameter d and the accumulator. Any overflow or underflow is recorded in the SPEFSCR overflow and summary overflow bits.

Other registers altered: SPEFSCR ACC

![Figure 3-7. Vector Add Signed, Saturate, Integer to Accumulator Word (__ev_addssiaaw)](image)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evaddssiaaw d,a</td>
</tr>
</tbody>
</table>
**__ev_addumiaaw**

Vector Add Unsigned, Modulo, Integer to Accumulator Word

\[
d = __ev_addumiaaw (a)
\]

\[
d_{0:31} \leftarrow ACC_{0:31} + a_{0:31}
\]

\[
d_{32:63} \leftarrow ACC_{32:63} + a_{32:63}
\]

\[
ACC_{0:63} \leftarrow d_{0:63}
\]

Each unsigned integer word element in the parameter \( a \) is added to the corresponding element in the accumulator and the results are placed in the parameter \( d \) and the accumulator.

Other registers altered: ACC

---

**Figure 3-8. Vector Add Unsigned, Modulo, Integer to Accumulator Word (\( __ev_addumiaaw \))**

<table>
<thead>
<tr>
<th></th>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>( __ev64_opaque )</td>
<td>( __ev64_opaque )</td>
<td>( evaddumiaaw) ( d,a )</td>
<td></td>
</tr>
</tbody>
</table>
## __ev_addusiaaw

### Vector Add Unsigned, Saturate, Integer to Accumulator Word

\[ d = __ev_addusiaaw \left( a \right) \]

```c
// high
temp_0:63 ← EXTZ(ACC_0:31) + EXTZ(a_0:31)
ovh ← temp_31
d_0:31 ← SATURATE(ovh, temp_31, 0xffffffff, 0xffffffff, temp_32:63)

// low
temp_0:63 ← EXTZ(ACC_32:63) + EXTZ(a_32:63)
ovl ← temp_31
d_32:63 ← SATURATE(oxl, temp_31, 0xffffffff, 0xffffffff, temp_32:63)

ACC_0:63 ← d_0:63

SPEFSCR_OVH ← ovh
SPEFSCR_OV ← ovl
SPEFSCR_SOVH ← SPEFSCR_SOVH | ovh
SPEFSCR_SOV ← SPEFSCR_SOV | ovl
```

Each unsigned integer word element in parameter `a` is zero-extended and added to the corresponding zero-extended element in the accumulator, saturating if overflow occurs, and the results are placed in parameter `d` and the accumulator. Any overflow is recorded in the SPEFSCR overflow and summary overflow bits.

Other registers altered: SPEFSCR ACC

**Figure 3-9. Vector Add Unsigned, Saturate, Integer to Accumulator Word (__ev_addusiaaw)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evaddusiaaw d,a</td>
</tr>
</tbody>
</table>
**__ev_addw**

**Vector Add Word**

\[
d = \text{__ev_addw}(a, b)
\]

\[
d_{0:31} \leftarrow a_{0:31} + b_{0:31} \quad // \text{Modulo sum}
\]

\[
d_{32:63} \leftarrow a_{32:63} + b_{32:63} \quad // \text{Modulo sum}
\]

The corresponding elements of parameters \(a\) and \(b\) are added, and the results are placed in parameter \(d\). The sum is a modulo sum.

![Figure 3-10. Vector Add Word (__ev_addw)](image)

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evaddw (d,a,b)</td>
</tr>
</tbody>
</table>

**Figure 3-10. Vector Add Word (__ev_addw)**
**__ev_all_eq**  
Vector All Equal

\[ d = \text{__ev_all_eq}(a, b) \]

\[
\begin{align*}
\text{if } ( & a_{0:31} = b_{0:31}) \text{ } \& \text{ } (a_{32:63} = b_{32:63}) \text{ then } d \leftarrow true \\
\text{else } d \leftarrow false
\end{align*}
\]

This intrinsic returns true if both the upper 32 bits of parameter a are equal to the upper 32 bits of parameter b and the lower 32 bits of parameter a are equal to the lower 32 bits of parameter b.

**Figure 3-11. Vector All Equal (__ev_all_eq)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evcmpeq x,a,b</td>
</tr>
</tbody>
</table>
___ev_all_fs_eq  Vector All Floating-Point Equal

\[ d = \_\_ev\_all\_fs\_eq(a, b) \]

\[
\begin{align*}
\text{if} \ (a_{0:31} = b_{0:31}) & \& (a_{32:63} = b_{32:63}) \text{ then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\end{align*}
\]

This intrinsic returns true if both the upper 32 bits of parameter a are equal to the upper 32 bits of parameter b and the lower 32 bits of parameter a are equal to the lower 32 bits of parameter b.

---

**Figure 3-12. Vector All Floating-Point Equal (_ev_all_fs_eq)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evfscmplt x,a,b</td>
</tr>
</tbody>
</table>
### \texttt{\_ev\_all\_fs\_gt}

**Vector All Floating-Point Greater Than**

\[
d = \texttt{\_ev\_all\_fs\_gt}(a, b)
\]

\[
\begin{align*}
&\text{if } (a_{0:31} > b_{0:31}) \& (a_{32:63} > b_{32:63}) \text{ then } d \leftarrow \text{true} \\
&\text{else } d \leftarrow \text{false}
\end{align*}
\]

This intrinsic returns true if both the upper 32 bits of parameter \(a\) are greater than the upper 32 bits of parameter \(b\) and the lower 32 bits of parameter \(a\) are greater than the lower 32 bits of parameter \(b\).

![Diagram](image)

**Figure 3-13. Vector All Floating-Point Greater Than (\texttt{\_ev\_all\_fs\_gt})**

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evfscmpgt x,a,b</td>
</tr>
</tbody>
</table>
__ev_all_fs_lt

Vector All Floating-Point Less Than

\[
d = \text{__ev_all_fs_lt}(a, b)
\]

\[
\begin{align*}
\text{if } & \left( (a_{0:31} < b_{0:31}) \& (a_{32:63} < b_{32:63}) \right) \text{ then } d \leftarrow \text{true} \\
\text{else } & d \leftarrow \text{false}
\end{align*}
\]

This intrinsic returns true if both the upper 32 bits of parameter a are less than the upper 32 bits of parameter b, and the lower 32 bits of parameter a are less than the lower 32 bits of parameter b.

Figure 3-14. Vector All Floating-Point Less Than (__ev_all_fs_lt)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfscmplt x,a,b</td>
</tr>
</tbody>
</table>
The intrinsic returns true if both the upper 32 bits of parameter a are equal to the upper 32 bits of parameter b, and the lower 32 bits of parameter a are equal to the lower 32 bits of parameter b. This intrinsic differs from __ev_all_fs_eq because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use __ev_all_fs_eq instead.

**Figure 3-15. Vector All Floating-Point Test Equal (__ev_all_fs_tst_eq)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evfststeq x,a,b</td>
</tr>
</tbody>
</table>
**__ev_all_fs_tst_gt**

**Vector All Floating-Point Test Greater Than**

\[
d = \_\_ev\_all\_fs\_tst\_gt(a,b)
\]

\[
\text{if ( (a}_{0:31} > b_{0:31} \& (a}_{32:63} > b_{32:63})) \text{ then } d \leftarrow \text{true}
\]

\[
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if both the upper 32 bits of parameter a are greater than the upper 32 bits of parameter b and the lower 32 bits of parameter a are greater than the lower 32 bits of parameter b. This intrinsic differs from __ev_all_fs_gt because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use __ev_all_fs_gt instead.

**Figure 3-16. Vector All Floating-Point Test Greater Than (__ev_all_fs_tst_gt)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evfststgt x,a,b</td>
</tr>
</tbody>
</table>
__ev_all_fs_tst_lt
Vector All Floating-Point Test Less Than

d = __ev_all_fs_tst_lt(a,b)
    if ( (a0:31 < b0:31) & (a32:63 < b32:63)) then d ← true
    else d ← false

This intrinsic returns true if both the upper 32 bits of parameter a are less than the upper 32 bits of parameter b and the lower 32 bits of parameter a are less than the lower 32 bits of parameter b. This intrinsic differs from __ev_all_fs_lt because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use __ev_all_fs_lt instead.

Figure 3-17. Vector All Floating-Point Test Less Than (__ev_all_fs_tst_lt)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfststlt x,a,b</td>
</tr>
</tbody>
</table>
__ev_all_gts

Vector All Greater Than Signed

d = __ev_all_gts(a,b)

if ( (a0:31 > signed b0:31) & (a32:63 > signed b32:63)) then d ← true
else d ← false

This intrinsic returns true if both the upper 32 bits of parameter a are greater than the upper 32 bits of parameter b and the lower 32 bits of parameter a are greater than the lower 32 bits of parameter b.

Figure 3-18. Vector All Greater Than Signed (__ev_all_gts)

<table>
<thead>
<tr>
<th></th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evcmpgts x,a,b</td>
<td></td>
</tr>
</tbody>
</table>
**__ev_all_gtu**

Vector All Elements Greater Than Unsigned

d = __ev_all_gtu(a, b)

\[
\text{if } \left( (a_{0:31} > \text{unsigned } b_{0:31}) \land (a_{32:63} > \text{unsigned } b_{32:63}) \right) \text{ then } d \leftarrow \text{true}
\]

else \( a \leftarrow \text{false} \)

This intrinsic returns true if both the upper 32 bits of parameter a are greater than the upper 32 bits of parameter b and the lower 32 bits of parameter a are greater than the lower 32 bits of parameter b.

![Diagram](image)

**Figure 3-19. Vector All Greater Than Unsigned (__ev_all_gtu)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpgtu x,a,b</td>
</tr>
</tbody>
</table>
**__ev_all_lts**

Vector All Elements Less Than Signed

\[ d = __ev_all_lts(a, b) \]

\[
\text{if } \left( (a_{0:31} < \text{signed } b_{0:31}) \& (a_{32:63} < \text{signed } b_{32:63}) \right) \text{ then } d \leftarrow \text{true}
\]

\[ \text{else } d \leftarrow \text{false} \]

This intrinsic returns true if both the upper 32 bits of parameter \(a\) are less than the upper 32 bits of parameter \(b\) and the lower 32 bits of parameter \(a\) are less than the lower 32 bits of parameter \(b\).

---

**Figure 3-20. Vector All Less Than Signed (__ev_all_lts)**

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>\text{evcmplts x,a,b}</td>
</tr>
</tbody>
</table>
**__ev_all_ltu**

**Vector All Elements Less Than Unsigned**

\[ d = \text{__ev_all_ltu}(a,b) \]

\[
\text{if ( } (a_{0:31} < \text{unsigned } b_{0:31}) \oslash (a_{32:63} < \text{unsigned } b_{32:63}) \text{) then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if both the upper 32 bits of parameter \( a \) are less than the upper 32 bits of parameter \( b \) and the lower 32 bits of parameter \( a \) are less than the lower 32 bits of parameter \( b \).

---

![Figure 3-21. Vector All Less Than Unsigned (__ev_all_ltu)](image-url)

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evcmpltu x,a,b</td>
</tr>
</tbody>
</table>
__ev_and

Vector AND

d = __ev_and (a, b)

d_{0:31} = a_{0:31} \& b_{0:31} // Bitwise AND

d_{32:63} = a_{32:63} \& b_{32:63} // Bitwise AND

The corresponding elements of parameters a and b are ANDed bitwise, and the results are placed in the corresponding element of parameter d.

Figure 3-22. Vector AND (__ev_and)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evand d,a,b</td>
</tr>
</tbody>
</table>
**__ev_andc**

Vector AND with Complement

\[ d = __ev_andc(a,b) \]

\[
d_{0:31} \leftarrow a_{0:31} \& \neg b_{0:31} \quad // \text{Bitwise ANDC}
d_{32:63} \leftarrow a_{32:63} \& \neg b_{32:63} \quad // \text{Bitwise ANDC}
\]

The word elements of parameter a and are ANDed bitwise with the complement of the corresponding elements of parameter b. The results are placed in the corresponding element of parameter d.

![Figure 3-23. Vector AND with Complement (__ev_andc)](image-url)
**__ev_any_eq**

Vector Any Equal

\[ d = __ev\_any\_eq(a,b) \]

\[
\text{if } (\ (a_{0:31} = b_{0:31}) \mid (a_{32:63} = b_{32:63})) \text{ then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if either the upper 32 bits of parameter a are equal to the upper 32 bits of parameter b or the lower 32 bits of parameter a are equal to the lower 32 bits of parameter b.

**Figure 3-24. Vector Any Equal (__ev\_any\_eq)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpeq x,a,b</td>
</tr>
</tbody>
</table>
**__ev__any__fs__eq**

Vector Any Floating-Point Equal

d = __ev__any__fs__eq(a,b)

\[
\text{if } ( (a_{0:31} = b_{0:31}) \mid (a_{32:63} = b_{32:63}) ) \text{ then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if either the upper 32 bits of parameter a are equal to the upper 32 bits of parameter b or the lower 32 bits of parameter a are equal to the lower 32 bits of parameter b.

![Figure 3-25. Vector Any Floating-Point Equal (__ev__any__fs__eq)](image)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfscmpeq x,a,b</td>
</tr>
</tbody>
</table>
**__ev_any_fs_gt**

Vector Any Floating-Point Greater Than

\[
d = __ev_any_fs_gt(a,b)
\]

\[
\text{if} \ ( (a_{0:31} > b_{0:31}) \ | \ (a_{32:63} > b_{32:63})) \ \text{then} \ d \leftarrow \text{true} \\
\text{else} \ d \leftarrow \text{false}
\]

This intrinsic returns true if either the upper 32 bits of parameter a are greater than the upper 32 bits of parameter b or the lower 32 bits of parameter a are greater than the lower 32 bits of parameter b.

![Diagram of Vector Any Floating-Point Greater Than (__ev_any_fs_gt)](image)

**Figure 3-26. Vector Any Floating-Point Greater Than (**__ev_any_fs_gt**)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfscmpgt x,a,b</td>
</tr>
</tbody>
</table>
\_\_ev\_any\_fs\_lt

Vector Any Floating-Point Less Than

d = \_\_ev\_any\_fs\_lt(a,b)

\[
\text{if } ( (a_{0:31} < b_{0:31}) \text{ or } (a_{32:63} < b_{32:63}) ) \text{ then } d \leftarrow \text{true}
\]
else d \leftarrow \text{false}

This intrinsic returns true if either the upper 32 bits of parameter a are less than the upper 32 bits of parameter b or the lower 32 bits of parameter a are less than the lower 32 bits of parameter b.

---

Figure 3-27. Vector Any Floating-Point Less Than (\_\_ev\_any\_fs\_lt)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evfscmlt (x, a, b)</td>
</tr>
</tbody>
</table>

---

Signal Processing Engine Auxiliary Processing Unit Programming Interface Manual, Rev. 0
3-38
Freescale Semiconductor
**__ev_any_fs_tst__ eq __ev_any_fs_tst_eq**

Vector Any Floating-Point Test Equal

\[
d = \_\_ev\_any\_fs\_tst\_eq(a, b)
\]

\[
\text{if } (a_{0:31} = b_{0:31}) \lor (a_{32:63} = b_{32:63}) \text{ then } d \leftarrow \text{true}
\]

\[
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if either the upper 32 bits of parameter a are equal to the upper 32 bits of parameter b or the lower 32 bits of parameter a are equal to the lower 32 bits of parameter b. This intrinsic differs from __ev_any_fs_eq because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use __ev_any_fs_eq instead.

![Figure 3-28. Vector Any Floating-Point Test Equal (__ev_any_fs_tst_eq)](image)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evfststeq x,a,b</td>
</tr>
</tbody>
</table>
**__ev_any_fs_tst_gt**

**Vector Any Floating-Point Test Greater Than**

\[
d = __ev_any_fs_tst_gt(a, b)
\]

if \((a_{0:31} > b_{0:31}) \mid (a_{32:63} > b_{32:63})\) then \(d \leftarrow \text{true}\)
else \(d \leftarrow \text{false}\)

This intrinsic returns true if either the upper 32 bits of parameter \(a\) are greater than the upper 32 bits of parameter \(b\) or the lower 32 bits of parameter \(a\) are greater than the lower 32 bits of parameter \(b\). This intrinsic differs from __ev_any_fts_gt because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use __ev_any_fs_gt instead.

**Figure 3-29. Vector Any Floating-Point Test Greater Than (__ev_any_fs_tst_gt)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfststgt x,a,b</td>
</tr>
</tbody>
</table>
**__ev_any_fs_tst_lt**

Vector Any Floating-Point Test Less Than

\[
d = __ev_any_fs_tst_lt(a,b)
\]

\[
\text{if } ( (a_{0:31} < b_{0:31}) \text{ OR } (a_{32:63} < b_{32:63}) ) \text{ then } d \leftarrow \text{true}
\]

\[
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if either the upper 32 bits of parameter \(a\) are less than the upper 32 bits of parameter \(b\) or the lower 32 bits of parameter \(a\) are less than the lower 32 bits of parameter \(b\). This intrinsic differs from \(\text{__ev_any_fs_lt}\) because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use \(\text{__ev_any_fs_lt}\) instead.

---

**Figure 3-30. Vector Any Floating-Point Test Less Than (__ev_any_fs_tst_lt)**

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evfstslt x,a,b</td>
</tr>
</tbody>
</table>
\textbf{\_ev\_any\_gts}

\textbf{Vector AND with Complement}

d = \_ev\_any\_gts(a,b)

\[
\text{if } ((a_{31:0} >_{\text{signed}} b_{31:0}) \lor (a_{63:32} >_{\text{signed}} b_{63:32})) \text{ then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if either the upper 32 bits of parameter \(a\) are greater than the upper 32 bits of parameter \(b\) or the lower 32 bits of parameter \(a\) are greater than the lower 32 bits of parameter \(b\).

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{evanygts.png}
\caption{Vector Any Greater Than Signed (\_ev\_any\_gts)}
\end{figure}

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evcmpgts x,a,b</td>
</tr>
</tbody>
</table>
__ev_any_gtu

Vector Any Element Greater Than Unsigned

\[ d = \_\_ev\_any\_gtu(a, b) \]

\[
\text{if } ((a_{0:31} >\text{unsigned } b_{0:31}) \mid (a_{32:63} >\text{unsigned } b_{32:63})) \text{ then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if either the upper 32 bits of parameters \( a \) are greater than the upper 32 bits of parameter \( b \) or the lower 32 bits of parameter \( a \) are greater than the lower 32 bits of parameter \( b \).

**Figure 3-32. Vector Any Greater Than Unsigned (__ev_any_gtu)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpgtu x,a,b</td>
</tr>
</tbody>
</table>
**__ev_any_lts**  
Vector Any Element Less Than Signed

\[ d = \_\text{ev\_any\_lts}(a, b) \]

\[
\text{if } \left( (a_{0:31} <_{\text{signed}} b_{0:31}) \mid (a_{32:63} <_{\text{signed}} b_{32:63}) \right) \text{ then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if either the upper 32 bits of parameter \( a \) are less than the upper 32 bits of parameter \( b \) or the lower 32 bits of parameter \( a \) are less than the lower 32 bits of parameter \( b \).

---

**Figure 3-33. Vector Any Less Than Signed(__ev_any_lts)**

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>\text{evcmpeq } x,a,b</td>
</tr>
</tbody>
</table>
__ev_any_ltu
Vector Any Element Less Than Unsigned

\[ d = \text{__ev\_any\_ltu}(a, b) \]

\[
\text{if } \left( (a_{0:31} < \text{unsigned } b_{0:31}) \mid (a_{32:63} < \text{unsigned } b_{32:63}) \right) \text{ then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if either the upper 32 bits of parameter a are less than the upper 32 bits of parameter b or the lower 32 bits of parameter a are less than the lower 32 bits of parameter b.

Figure 3-34. Vector Any Less Than Unsigned (__ev_any_ltu)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpltu x,a,b</td>
</tr>
</tbody>
</table>
**__ev_cntlsw**

Vector Count Leading Signed Bits Word

\[
d = \_ev\_cntlsw(a)
\]

The leading signed bits in each element of parameter \(a\) are counted, and the count is placed into each element of parameter \(d\).

\texttt{evcntlzw} is used for unsigned parameters; \texttt{evcntlsw} is used for signed parameters.

\begin{figure}
\centering
\includegraphics[width=0.8\textwidth]{fig3-35}
\caption{Vector Count Leading Signed Bits Word (__ev_cntlsw)}
\end{figure}

\begin{tabular}{|c|c|c|}
\hline
\textbf{d} & \textbf{a} & \textbf{Maps to} \\
\hline
\_ev64\_opaque & \_ev64\_opaque & evcntlsw d,a \\
\hline
\end{tabular}
**__ev_cntlzw**

Vector Count Leading Zeros Word

\[ d = \text{__ev_cntlzw}(a) \]

The leading zero bits in each element of parameter \(a\) are counted, and the respective count is placed into each element of parameter \(d\).

![Diagram](image)

Figure 3-36. Vector Count Leading Zeros Word (__ev_cntlzw)

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcntlz d,a</td>
</tr>
</tbody>
</table>
**__ev_divws**

Vector Divide Word Signed

\[ d = \text{__ev_divws}(a, b) \]

\[
\begin{align*}
\text{dividendh} & \leftarrow a_{0:31} \\
\text{dividendl} & \leftarrow a_{32:63} \\
\text{divisorh} & \leftarrow b_{0:31} \\
\text{divisorl} & \leftarrow b_{32:63} \\
\text{d}_{0:31} & \leftarrow \text{dividendh} \div \text{divisorh} \\
\text{d}_{32:63} & \leftarrow \text{dividendl} \div \text{divisorl} \\
\text{ovh} & \leftarrow 0 \\
\text{ovl} & \leftarrow 0 \\
\text{if } ((\text{dividendh} < 0) \& (\text{divisorh} = 0)) \text{ then} \\
& \quad \text{d}_{0:31} \leftarrow 0x80000000 \\
& \quad \text{ovh} \leftarrow 1 \\
\text{else if } ((\text{dividendh} >= 0) \& (\text{divisorh} = 0)) \text{ then} \\
& \quad \text{d}_{0:31} \leftarrow 0x7FFFFFFF \\
& \quad \text{ovh} \leftarrow 1 \\
\text{else if } ((\text{dividendh} = 0x80000000) \& (\text{divisorh} = 0xFFFF_FFFF)) \text{ then} \\
& \quad \text{d}_{0:31} \leftarrow 0x7FFFFFFF \\
& \quad \text{ovh} \leftarrow 1 \\
\text{if } ((\text{dividendl} < 0) \& (\text{divisorl} = 0)) \text{ then} \\
& \quad \text{d}_{32:63} \leftarrow 0x80000000 \\
& \quad \text{ovl} \leftarrow 1 \\
\text{else if } ((\text{dividendl} >= 0) \& (\text{divisorl} = 0)) \text{ then} \\
& \quad \text{d}_{32:63} \leftarrow 0x7FFFFFFF \\
& \quad \text{ovl} \leftarrow 1 \\
\text{else if } ((\text{dividendl} = 0x80000000) \& (\text{divisorl} = 0xFFFF_FFFF)) \text{ then} \\
& \quad \text{d}_{32:63} \leftarrow 0x7FFFFFFF \\
& \quad \text{ovl} \leftarrow 1 \\
\text{SPEFSCR}_{OVH} & \leftarrow \text{ovh} \\
\text{SPEFSCR}_{OV} & \leftarrow \text{ovl} \\
\text{SPEFSCR}_{SOVH} & \leftarrow \text{SPEFSCR}_{OVH} \| \text{ovh} \\
\text{SPEFSCR}_{SOV} & \leftarrow \text{SPEFSCR}_{SOV} \| \text{ovl} \\
\end{align*}
\]

The two dividends are the two elements of the contents of parameter \( a \). The two divisors are the two elements of the contents of parameter \( b \). The resulting two 32-bit quotients on each element are placed into parameter \( d \). The remainders are not supplied. Parameters and quotients are interpreted as signed integers. If overflow, underflow, or divide by zero occurs, the overflow and summary overflow SPEFSCR bits are set. Note that any overflow indication is always set as a side effect of this instruction. No form is defined that disables the setting of the overflow bits. In case of overflow, a saturated value is delivered into the destination register.

![Figure 3-37. Vector Divide Word Signed (__ev_divws)](image)

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evdivws ( d, a, b )</td>
</tr>
</tbody>
</table>
**__ev_divwu**

Vector Divide Word Unsigned

d = __ev_divwu (a,b)

\[
d_{0,31} \leftarrow a_{0,31} \\
d_{32,63} \leftarrow a_{32,63} \\
d_{0,31} \leftarrow d_{0,31} \div bij \text{isorh} \\
d_{32,63} \leftarrow d_{32,63} \div bij \text{isorl} \\
\text{ovh} \leftarrow 0 \\
\text{ovl} \leftarrow 0 \\
\text{if (divisorh = 0) then} \\
\text{d}_{0,31} \leftarrow \text{0xFFFFFFFF} \\
\text{ovh} \leftarrow 1 \\
\text{if (divisorl = 0) then} \\
\text{d}_{32,63} \leftarrow \text{0xFFFFFFFF} \\
\text{ovl} \leftarrow 1 \\
\text{SPEFSCR}_{OVH} \leftarrow \text{ovh} \\
\text{SPEFSCR}_{OV} \leftarrow \text{ovl} \\
\text{SPEFSCR}_{SOVH} \leftarrow \text{SPEFSCR}_{SOV} \mid \text{ovh} \\
\text{SPEFSCR}_{SOV} \leftarrow \text{SPEFSCR}_{SOV} \mid \text{ovl}
\]

The two dividends are the two elements of the contents of parameter a. The two divisors are the two elements of the contents of parameter b. Two 32-bit quotients are formed as a result of the division on each of the high and low elements and the quotients are placed into parameter d. Remainders are not supplied. Parameters and quotients are interpreted as unsigned integers. If a divide by zero occurs, the overflow and summary overflow SPEFSCR bits are set. Note that any overflow indication is always set as a side effect of this instruction. No form is defined that disables the setting of the overflow bits. In case of overflow, a saturated value is delivered into the destination register.

![Figure 3-38. Vector Divide Word Unsigned (__ev_divwu)](image-url)
__ev_eqv
Vector Equivalent

d = __ev_eqv (a, b)

\[ d_{0:31} \leftarrow a_{0:31} = b_{0:31} // \text{Bitwise XNOR} \]
\[ d_{32:63} \leftarrow a_{32:63} = b_{32:63} // \text{Bitwise XNOR} \]

The corresponding elements of parameters a and b are XNORed bitwise, and the results are placed in the parameter d.

---

**Figure 3-39. Vector Equivalent (__ev_eqv)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>eveqv d, a, b</td>
</tr>
</tbody>
</table>
___ev__extsb
Vector Extend Sign Byte

\[ \text{d} = \text{__ev__extsb (a)} \]

\[ \begin{align*}
\text{d}_{0:31} & \leftarrow \text{EXTS (a}_{24:31}) \\
\text{d}_{32:63} & \leftarrow \text{EXTS (a}_{56:63})
\end{align*} \]

The signs of the byte in each of the elements in parameter a are extended, and the results are placed in the parameter d.

![Figure 3-40. Vector Extend Sign Byte (___ev__extsb)](image)
**__ev_extsh**

Vector Extend Sign Half Word

\[ d = \text{__ev_extsh} (a) \]

\[
\begin{align*}
    d_{0:31} &\leftarrow \text{EXTS} (a_{16:31}) \\
    d_{32:63} &\leftarrow \text{EXTS} (a_{48:63})
\end{align*}
\]

The signs of the half words in each of the elements in parameter \( a \) are extended, and the results are placed into parameter \( d \).

![Figure 3-41. Vector Extend Sign Half Word (__ev_extsh)](image)

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>\text{__ev64_opaque}</td>
<td>\text{__ev64_opaque}</td>
<td>\text{evextsh} d,a</td>
</tr>
</tbody>
</table>
__ev_fsabs
Vector Floating-Point Absolute Value

\[ d = \text{__ev_fsabs} (a) \]

\[
\begin{align*}
    d_{0:31} & \leftarrow 0b0 || a_{1:31} \\
    d_{32:63} & \leftarrow 0b0 || a_{33:63}
\end{align*}
\]

The signed bits of each element of parameter \( a \) are cleared, and the result is placed into parameter \( d \). No exceptions are taken during the execution of this instruction.

Figure 3-42. Vector Floating-Point Absolute Value (\textunderscore{}\textunderscore{}ev\textunderscore{}fsabs)
**__ev_fsadd**

**Vector Floating-Point Add**

\[ d = \text{__ev_fsadd} (a, b) \]

\[
\begin{align*}
    d_{0:31} & \leftarrow a_{0:31} + sp \; b_{0:31} \\
    d_{32:63} & \leftarrow a_{32:63} + sp \; b_{32:63}
\end{align*}
\]

The single-precision floating-point value of each element of parameter \( a \) is added to the corresponding element in parameter \( b \), and the results are placed in parameter \( d \).

If an overflow condition is detected or the contents of parameters \( a \) or \( b \) are NaN or Infinity, the result is an appropriately signed maximum floating-point value.

If an underflow condition is detected, the result is an appropriately signed floating-point 0.

The following status bits are set in the SPEFSCR:

- \( \text{FINV}, \text{FINVH} \) if the contents of \( rA \) or \( rB \) are +inf, -inf, Denorm, or NaN
- \( \text{FOFV}, \text{FOFVH} \) if an overflow occurs
- \( \text{FUNF}, \text{FUNFH} \) if an underflow occurs
- \( \text{FINXS}, \text{FG}, \text{FGH}, \text{FX}, \text{FXH} \) if the result is inexact or overflow occurred and overflow exceptions are disabled

![Figure 3-43. Vector Floating-Point Add (__ev_fsadd)](image-url)
\textbf{__ev_fscfsf}

Vector Convert Floating-Point from Signed Fraction

d = __ev_fscfsf \( (a) \)

\[
\begin{align*}
d_{0:31} & \leftarrow \text{CnvtI32ToFPP32Sat}(a_{0:31}, \text{SIGN}, \text{UPPER}, \text{F}) \\
d_{32:63} & \leftarrow \text{CnvtI32ToFPP32Sat}(a_{32:63}, \text{SIGN}, \text{LOWER}, \text{F})
\end{align*}
\]

The signed fractional values in each element of parameter \( a \) are converted to the nearest single-precision floating-point value using the current rounding mode and placed in parameter \( d \).

The following status bits are set in the SPEFSCR:

- FINXS, FG, FGH, FX, FXH if the result is inexact

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{image}
\caption{Vector Convert Floating-Point from Signed Fraction (\texttt{__ev_fscfsf})}
\end{figure}
**__ev_fscfsi**

Vector Convert Floating-Point from Signed Integer

\[ d = __ev_fscfsi \left( a \right) \]

\[
\begin{align*}
    d_{0:31} &\leftarrow \text{CnvtSI32ToFP32Sat}(a_{0:31}, \text{SIGN}, \text{UPPER}, I) \\
    d_{32:63} &\leftarrow \text{CnvtSI32ToFP32Sat}(a_{32:63}, \text{SIGN}, \text{LOWER}, I)
\end{align*}
\]

The signed integer values in each element in parameter \( a \) are converted to the nearest single-precision floating-point value using the current rounding mode and placed in parameter \( d \).

The following status bits are set in the SPEFSCR:

- FINXS, FG, FGH, FX, FXH if the result is inexact

![Figure 3-45. Vector Convert Floating-Point from Signed Integer (__ev_fscfsi)](image-url)

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evtscfsi d,a</td>
</tr>
</tbody>
</table>
__ev_fscfuf

Vector Convert Floating-Point from Unsigned Fraction

d = __ev_fscfuf (a)

d_0:31 ← CnvtI32ToFP32Sat (a_0:31, UNSIGN, UPPER, F)
d_32:63 ← CnvtI32ToFP32Sat (a_32:63, UNSIGN, LOWER, F)

The unsigned fractional values in each element of parameter a are converted to the nearest single-precision floating-point value using the current rounding mode and placed in parameter d.

The following status bits are set in the SPEFSCR:

- FINXS, FG, FX if the result is inexact

<table>
<thead>
<tr>
<th>s=0</th>
<th>Exponent</th>
<th>Mantissa</th>
<th>s=0</th>
<th>Exponent</th>
<th>Mantissa</th>
<th>d</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td>b</td>
<td>31</td>
<td></td>
<td></td>
<td>63</td>
</tr>
</tbody>
</table>

**Figure 3-46. Vector Convert Floating-Point from Unsigned Fraction (__ev_fscfuf)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evtscfuf d,a</td>
</tr>
</tbody>
</table>
__ev_fscfui
Vector Convert Floating-Point from Unsigned Integer

d = __ev_fscfui (a)

d_{0:31} \leftarrow \text{CnvtI32ToFP32Sat}(a_{0:31}, \text{UNSIGN}, \text{UPPER}, \text{I})
d_{32:63} \leftarrow \text{CnvtI32ToFP32Sat}(a_{32:63}, \text{UNSIGN}, \text{LOWER}, \text{I})

The unsigned integer value in each element of parameter a are converted to the nearest single-precision floating-point value using the current rounding mode and placed in parameter d.

The following status bits are set in the SPEFSCR:

- FINXS, FG, FGH, FX, FXH if the result is inexact

```
+----------------------------------
<table>
<thead>
<tr>
<th>0</th>
<th>31</th>
<th>32</th>
<th>63</th>
</tr>
</thead>
<tbody>
<tr>
<td>Exponent</td>
<td>Mantissa</td>
<td>Exponent</td>
<td>Mantissa</td>
</tr>
<tr>
<td>s=0</td>
<td></td>
<td>s=0</td>
<td></td>
</tr>
</tbody>
</table>
```

Figure 3-47. Vector Convert Floating-Point from Unsigned Integer (__ev_fscfui)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evtscfui d,a</td>
</tr>
</tbody>
</table>
**__ev_fsctsf**

Vector Convert Floating-Point to Signed Fraction

\[ d = \_\text{ev} \_fsctsf \left( a \right) \]

\[
\begin{align*}
    d_{0:31} &\leftarrow \text{CnvtFP32ToISat} \left( a_{0:31}, \text{SIGN}, \text{UPPER}, \text{ROUND}, \text{F} \right) \\
    d_{32:63} &\leftarrow \text{CnvtFP32ToISat} \left( a_{32:63}, \text{SIGN}, \text{LOWER}, \text{ROUND}, \text{F} \right)
\end{align*}
\]

The single-precision floating-point value in each element of parameter \( a \) is converted to a signed fraction using the current rounding mode and the results are placed in parameter \( d \). The result saturates if it cannot be represented in a 32-bit fraction. NaNs are converted to 0.

The following status bits are set in the SPEFSCR:

- FINV, FINVH if the contents of parameter \( a \) are +inf, -inf, Denorm, or NaN or parameter \( a \) cannot be represented in the target format
- FINXS, FG, FGH, FX, FXH if the result is inexact

![Diagram of vector convert floating-point to signed fraction](image)

**Figure 3-48. Vector Convert Floating-Point to Signed Fraction (__ev_x)**

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evtsctsf d,a</td>
</tr>
</tbody>
</table>
SPE Operations

**__ev_fsctsi**
Vector Convert Floating-Point to Signed Integer

\[ d = __ev_fsctsi \ (a) \]

\[
d_{0:31} \leftarrow \text{CnvtFP32ToISat}(a_{0:31}, \text{SIGN}, \text{UPPER}, \text{ROUND}, \text{I})
d_{32:63} \leftarrow \text{CnvtFP32ToISat}(a_{32:63}, \text{SIGN}, \text{LOWER}, \text{ROUND}, \text{I})
\]

The single-precision floating-point value in each element of parameter \( a \) is converted to a signed integer using the current rounding mode, and the results are placed in parameter \( d \). The result saturates if it cannot be represented in a 32-bit integer. NaNs are converted to 0.

The following status bits are set in the SPEFSCR:

- FINV, FINVH if the contents of parameter \( a \) are +\( \infty \), -\( \infty \), Denorm or NaN or parameter \( a \) cannot be represented in the target format
- FINXS, FG, FGH, FX, FXH if the result is inexact

![Diagram](image-url)

**Figure 3-49. Vector Convert Floating-Point to Signed Integer (**_ev_fsctsi**)**

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evsctsi d, a</td>
</tr>
</tbody>
</table>
**__ev_fsctsiz**

**__ev_fsctsiz**

Vector Convert Floating-Point to Signed Integer with Round Toward Zero

\[ d = \text{__ev_fsctsiz} (a) \]

\[ \begin{align*}
    d_{0:31} & \leftarrow \text{CnvtFP32ToISat}(a_{0:31}, \text{SIGN}, \text{UPPER}, \text{TRUNC}, \text{I}) \\
    d_{32:63} & \leftarrow \text{CnvtFP32ToISat}(a_{32:63}, \text{SIGN}, \text{LOWER}, \text{TRUNC}, \text{I})
\end{align*} \]

The single-precision floating-point value in each element of parameter \( a \) is converted to a signed integer using the rounding mode Round Towards Zero, and the results are placed in parameter \( d \). The result saturates if it cannot be represented in a 32-bit integer. NaNs are converted to 0.

The following status bits are set in the SPEFSCR:

- FINV, FINVH if the contents of parameter \( a \) are +inf, -inf, Denorm, or NaN or if parameter \( a \) cannot be represented in the target format
- FINXS, FG, FGH, FX, FXH if the result is inexact

![Figure 3-50. Vector Convert Floating-Point to Signed Integer with Round Toward Zero (__ev_fsctsiz)](image)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evtsctsiz d,a</td>
</tr>
</tbody>
</table>
**__ev_fsctuf**

**Vector Convert Floating-Point to Unsigned Fraction**

\[ d = __ev_fsctuf \left( a \right) \]

\[ d_{0:31} \leftarrow \text{CnvtFP32ToISat}(a_{0:31}, \text{UNSIGN, UPPER, ROUND, F}) \]

\[ d_{32:63} \leftarrow \text{CnvtFP32ToISat}(a_{32:63}, \text{UNSIGN, LOWER, ROUND, F}) \]

The single-precision floating-point value in each element of parameter `a` is converted to an unsigned fraction using the current rounding mode, and the results are placed in parameter `d`. The result saturates if it cannot be represented in a 32-bit unsigned fraction. NaNs are converted to 0.

The following status bits are set in the SPEFSCR:

- **FINV, FINVH** if the contents of parameter `a` are +inf, -inf, Denorm, or NaN or if parameter `a` cannot be represented in the target format
- **FINXS, FG, FGH, FX, FXH** if the result is inexact

![Figure 3-51. Vector Convert Floating-Point to Unsigned Fraction (__ev_fsctuf)](image-url)
**__ev_fsctui**
Vector Convert Floating-Point to Unsigned Integer

\[ d = \text{__ev_fsctui} \left( a \right) \]

\[
\begin{align*}
    d_{0:31} & \leftarrow \text{CnvtFP32ToISat} \left( a_{0:31}, \text{UNSIGN}, \text{UPPER}, \text{ROUND}, \text{I} \right) \\
    d_{32:63} & \leftarrow \text{CnvtFP32ToISat} \left( a_{32:63}, \text{UNSIGN}, \text{LOWER}, \text{ROUND}, \text{I} \right)
\end{align*}
\]

The single-precision floating-point value in each element of parameter \( a \) is converted to an unsigned integer using the current rounding mode, and the results are placed in parameter \( d \). The result saturates if it cannot be represented in a 32-bit unsigned integer. NaNs are converted to 0.

The following status bits are set in the SPEFSCR:
- FINV, FINVH if the contents of parameter \( a \) are +inf, -inf, Denorm or NaN or parameter \( a \) cannot be represented in the target format
- FINXS, FG, FGH, FX, FXH if the result is inexact

![Figure 3-52. Vector Convert Floating-Point to Unsigned Integer (__ev_fsctui)](image-url)
SPE Operations

```
__ev_fsctuiz
Vector Convert Floating-Point to Unsigned Integer with Round toward Zero

d = __ev_fsctuiz (a)
    d₀:₃₁ ← CnvtFP32ToISat (a₀:₃₁, UNSIGN, UPPER, TRUNC, I)
    d₃₂:₆₃ ← CnvtFP32ToISat (a₃₂:₆₃, UNSIGN, LOWER, TRUNC, I)

The single-precision floating-point value in each element of parameter a is converted to an
unsigned integer using the rounding mode Round towards Zero, and the results are placed in
parameter d. The result saturates if it cannot be represented in a 32-bit unsigned integer. NaNs are
converted to 0.

The following status bits are set in the SPEFSCR:

- FINV, FINVH if the contents of parameter a are +inf, -inf, Denorm, or NaN or parameter a
cannot be represented in the target format
- FINXS, FG, FGH, FX, FXH if the result is inexact

Figure 3-53. Vector Convert Floating-Point to Unsigned Integer with Round
Toward Zero (__ev_fsctuiz)
**__ev_fsdiv**

Vector Floating-Point Divide

\[ d = __ev_fsdiv(a, b) \]

\[
\begin{align*}
    d_{0:31} &\leftarrow a_{0:31} \div b_{0:31} \\
    d_{32:63} &\leftarrow a_{32:63} \div b_{32:63}
\end{align*}
\]

The single-precision floating-point value in each element of parameter `a` is divided by the corresponding elements in parameter `b`, and the results are placed in parameter `d`.

If an overflow is detected, parameter `b` is a Denorm (or 0 value), or parameter `a` is a NaN or Infinity and parameter `b` is a normalized number, the result is an appropriately signed maximum floating-point value.

If an underflow is detected or parameter `b` is a NaN or Infinity, the result is an appropriately signed floating-point 0.

The following status bits are set in the SPEFSCR:

- FINV, FINVH if the contents of parameter `a` or `b` are +inf, -inf, Denorm, or NaN
- FOFV, FOFVH if an overflow occurs
- FUNV, FUNVH if an underflow occurs
- FDBZS, FDBZ, FDBZH if a divide by zero occurs
- FINXS, FG, FGH, FX, FXH if the result is inexact or overflow occurred and overflow exceptions are disabled

**Figure 3-54. Vector Floating-Point Divide (__ev_fsdiv)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfsdiv d,a,b</td>
</tr>
</tbody>
</table>
**__ev_fsmul**

Vector Floating-Point Multiply

\[
d = __ev_fsmul \left( a, b \right)
\]

\[
\begin{align*}
d_{0:31} & \leftarrow a_{0:31} \times_{sp} b_{0:31} \\
d_{32:63} & \leftarrow a_{32:63} \times_{sp} b_{32:63}
\end{align*}
\]

Each single-precision floating-point element of parameter `a` is multiplied with the corresponding element of parameter `b`, and the result is stored in parameter `d`. If an overflow is likely, pmax or nmax is stored in parameter `d`. If an underflow is likely, +0, or –0 is stored in parameter `d`. The following condition defines when an overflow is likely and the corresponding result for each element of the vector:

\[
ei = \left( ea - 127 \right) + \left( eb - 127 \right) + 127
\]

if \( sa = sb \) then

- if \( ei \geq 127 \) then \( r = pmax \)
- else if \( ei < -126 \) then \( r = +0 \)

else

- if \( ei \geq 127 \) then \( r = nmax \)
- else if \( ei < -126 \) then \( r = -0 \)

- If the contents of parameter `a` or `b` are +inf, –inf, Denorm, QNaN, or SNaN, at least one of the SPEFSCR[FINVH] or SPEFSCR[FINV] bits is set.
- If an overflow occurs or is likely, at least one of the SPEFSCR[FOVFH] or SPEFSCR[FOVF] bits is set.
- If an underflow occurs or is likely, at least one of the SPEFSCR[FUNFH] or SPEFSCR[FUNF] bits is set.
- If the exception is enabled for the high or low element in which the error occurs, the exception is taken.

![Figure 3-55. Vector Floating-Point Multiply (__ev_fsmul)](image)

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfsmul d,a,b</td>
</tr>
</tbody>
</table>
**__.ev_fsnabs**

Vector Floating-Point Negative Absolute Value

\[
d = \text{__.ev_fsnabs} (a)
\]

\[
\begin{align*}
d_{0:31} & \leftarrow 0b1 || a_{1:31} \\
d_{32:63} & \leftarrow 0b1 || a_{33:63}
\end{align*}
\]

The signed bits of each element of parameter \(a\) are all set and the result is placed into parameter \(d\).

No exceptions are taken during the execution of this instruction.

---

**Figure 3-56. Vector Floating-Point Negative Absolute Value (__.ev_fsnabs)**

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evtsnabs (d,a)</td>
</tr>
</tbody>
</table>
**__ev_fsneg**

Vector Floating-Point Negate

\[ d = \_\_ev\_fsneg\ (a) \]

\[
\begin{align*}
    d_{0:31} & \leftarrow \neg a_0 \ || \ a_{1:31} \\
    d_{32:63} & \leftarrow \neg a_{32} \ || \ a_{33:63}
\end{align*}
\]

The signed bits of each element of parameter \( a \) are complemented and the result is placed into parameter \( d \). No exceptions are taken during the execution of this instruction.

---

**Figure 3-57. Vector Floating-Point Negate (__ev_fsneg)**

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evtsneg d,a</td>
</tr>
</tbody>
</table>
__ev_fssub
Vector Floating-Point Subtract

d = __ev_fssub (a,b)

\[
d_{0:31} \leftarrow a_{0:31} - s p b_{0:31}
d_{32:63} \leftarrow a_{32:63} - s p b_{32:63}
\]

Each single-precision floating-point element of parameter b is subtracted from the corresponding element of parameter a and the result is stored in parameter d. If an overflow is likely, pmax or nmax is stored in parameter d. If an underflow is likely, +0 or –0 is stored in parameter d. The following condition defines how boundary cases of inputs (+inf, –inf, Denorm, QNaN, SNaN) are treated, when an overflow is likely, and the corresponding result for each element of the vector:

\[
\text{if } (\text{sa} = 0) \& (\text{sb} = 1) \text{ then}
\text{if } (\max(\text{ea}, \text{eb}) \geq 127) \text{ then } r = \text{pmax}
\text{else if } ((\text{sa} = 1) \& (\text{sb} = 0)) \text{ then}
\text{if } (\max(\text{ea}, \text{eb}) \geq 127) \text{ then } r = \text{nmax}
\text{else if } (\text{sa} = \text{sb}) \text{ then}
// Boundary case to be defined later
\]

- If the contents of parameter a or b are +inf, –inf, Denorm, QNaN, or SNaN, at least one of the SPEFSCR[FINVH] or SPEFSCR[FINV] bits is set.
- If an overflow occurs or is likely, the SPEFSCR[FOVFH] or SPEFSCR[FOVF] bits is set.
- If an underflow occurs or is likely, at least one of the SPEFSCR[FUNFH] or SPEFSCR[FUNF] bits is set.
- If the exception is enabled for the high or low element in which the error occurs, the exception is taken.

![Figure 3-58. Vector Floating-Point Subtract (__ev_fssub)](image)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfssub d,a,b</td>
</tr>
</tbody>
</table>
__ev_ldd
Vector Load Double Word into Double Word

\[ d = \_\text{ev\_ldd} \left( a, b \right) \]

\[
\begin{align*}
\text{if} \ (a = 0) \ & \text{then} \ \text{temp} \leftarrow 0 \\
\text{else} \ & \text{temp} \leftarrow (a) \\
\text{EA} & \leftarrow \text{temp} + \text{EXTZ(UIMM\star 8)} \\
d & \leftarrow \text{MEM}(\text{EA}, 8)
\end{align*}
\]

The double word addressed by EA is loaded from memory and placed in parameter \( d \).

**Figure 3-59** shows how bytes are loaded into parameter \( d \) as determined by the endian mode.

**NOTE**
During implementation, an alignment exception occurs if the effective address (EA) is not double-word aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>5-bit unsigned</td>
<td>evld d,a,b</td>
</tr>
</tbody>
</table>
__ev_lddx

Vector Load Double Word into Double Word Indexed

d = __ev_lddx (a,b)

if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + (b)
d ← MEM(EA, 8)

The double word addressed by EA is loaded from memory and placed in parameter d.

Figure 3-60 shows how bytes are loaded into parameter d as determined by the endian mode.

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>h</td>
<td>g</td>
<td>f</td>
<td>e</td>
<td>d</td>
<td>c</td>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

Figure 3-60. __ev_lddx Results in Big- and Little-Endian Modes

NOTE

During implementation, an alignment exception occurs if the EA is not double-word aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>int32_t</td>
<td>evlddx d,a,b</td>
</tr>
</tbody>
</table>
__ev_ldh

Vector Load Double into Four Half Words

\[ d = \text{__ev_ldh} (a, b) \]

\[
\begin{align*}
\text{if} (a = 0) & \quad \text{then} \quad \text{temp} \leftarrow 0 \\
\text{else} & \quad \text{temp} \leftarrow (a) \\
\text{EA} & \leftarrow \text{temp} + \text{EXTZ(UIMM*8)} \\
d_{0:15} & \leftarrow \text{MEM}(\text{EA}, 2) \\
d_{16:31} & \leftarrow \text{MEM}(\text{EA}+2, 2) \\
d_{32:47} & \leftarrow \text{MEM}(\text{EA}+4, 2) \\
d_{48:63} & \leftarrow \text{MEM}(\text{EA}+6, 4)
\end{align*}
\]

The double word addressed by EA is loaded from memory and placed in parameter \( d \).

Figure 3-61 shows how bytes are loaded into parameter \( d \) as determined by the endian mode.

![Figure 3-61. __ev_ldh Results in Big- and Little-Endian Modes](image)

**NOTE**

During implementation, an alignment exception occurs if the EA is not double-word aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>5-bit unsigned</td>
<td>evldh d,a,b</td>
</tr>
</tbody>
</table>
__ev_ldhx
Vector Load Double into Four Half Words Indexed

d = __ev_ldhx (a,b)

if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + (b)
d0:15 ← MEM(EA, 2)
d16:31 ← MEM(EA+2,2)
d32:47 ← MEM(EA+4,2)
d48:63 ← MEM(EA+6,4)

The double word addressed by EA is loaded from memory and placed in parameter d.

Figure 3-62 shows how bytes are loaded into parameter d as determined by the endian mode.

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>b</td>
<td>a</td>
<td>d</td>
<td>c</td>
<td>f</td>
<td>e</td>
<td>h</td>
<td>g</td>
</tr>
</tbody>
</table>

Figure 3-62. __ev_ldhx Results in Big- and Little-Endian Modes

NOTE

During implementation, an alignment exception occurs if the EA is not double-word aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>int32_t</td>
<td>evidhx d,a,b</td>
</tr>
</tbody>
</table>
**__ev_ldw**

Vector Load Double into Two Words

\[ d = __ev_ldw (a, b) \]

- if \( a = 0 \) then temp \( \leftarrow 0 \)
- else temp \( \leftarrow (a) \)
- EA \( \leftarrow \text{temp} + \text{EXTZ(UIMM*8)} \)
- \( d_{0:31} \leftarrow \text{MEM}(\text{EA}, 4) \)
- \( d_{32:63} \leftarrow \text{MEM}(\text{EA+4, 4}) \)

The double word addressed by EA is loaded from memory and placed in parameter \( d \).

**Figure 3-63** shows how bytes are loaded into parameter \( d \) as determined by the endian mode.

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>d</td>
<td>c</td>
<td>b</td>
<td>a</td>
<td>h</td>
<td>g</td>
<td>f</td>
<td>e</td>
</tr>
</tbody>
</table>

**Figure 3-63. __ev_ldw Results in Big- and Little-Endian Modes**

**NOTE**

During implementation, an alignment exception occurs if the EA is not double-word aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>5-bit unsigned</td>
<td>evidw d,a,b</td>
</tr>
</tbody>
</table>
**__ev_ldwx**

**Vector Load Double into Two Words Indexed**

\[ d = \text{__ev_ldwx} \left( a, b \right) \]

\[
\begin{align*}
\text{if } (a = 0) \text{ then } & \text{ temp } \leftarrow 0 \\
\text{else temp } & \leftarrow (a) \\
\text{EA } & \leftarrow \text{ temp } + (b) \\
\text{d}_{0:31} & \leftarrow \text{ MEM(EA, 4) } \\
\text{d}_{32:63} & \leftarrow \text{ MEM(EA+4, 4) }
\end{align*}
\]

The double word addressed by EA is loaded from memory and placed in parameter d.

**Figure 3-64** shows how bytes are loaded into parameter d as determined by the endian mode.

**NOTE**

During implementation, an alignment exception occurs if the EA is not double-word aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_evo64_opaque</td>
<td>_evo64_opaque</td>
<td>int32_t</td>
<td>evldwx d, a, b</td>
</tr>
</tbody>
</table>
**__ev_lhhesplat**

Vector Load Half Word into Half Words Even and Splat

d = __ev_lhhesplat (a,b)

if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + EXTZ(UIMM*2)
d0:15 ← MEM(EA,2)
d16:31 ← 0x0000

d32:47 ← MEM(EA,2)
d48:63 ← 0x0000

The half word addressed by EA is loaded from memory and placed in the even half words of each element of parameter d.

Figure 3-65 shows how bytes are loaded into parameter d as determined by the endian mode.

![Figure 3-65. __ev_lhhesplat Results in Big- and Little-Endian Modes](image)

**NOTE**

During implementation, an alignment exception occurs if the EA is not half word-aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>uint16_t</td>
<td>5-bit unsigned</td>
<td>evlhhesplat d,a,b</td>
</tr>
</tbody>
</table>
**__ev_lhhesplatx**

Vector Load Half Word into Half Words Even and Splat-Indexed

d = __ev_lhhesplatx (a,b)

```plaintext
if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + (b)
d0:15 ← MEM(EA,2)
d16:31 ← 0x0000
d32:47 ← MEM(EA,2)
d48:63 ← 0x0000
```

The half word addressed by EA is loaded from memory and placed in the even half words of each element of parameter d.

Figure 3-66 shows how bytes are loaded into parameter d as determined by the endian mode.

![Figure 3-66. __ev_lhhesplatx Results in Big- and Little-Endian Modes](image)

During implementation, an alignment exception occurs if the EA is not half word-aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>uint16_t</td>
<td>int32_t</td>
<td>evlhhesplatx d,a,b</td>
</tr>
</tbody>
</table>
SPE Operations

__ev_lhhossplat

Vector Load Half Word into Half Word Odd Signed and Splat

d = __ev_lhhosplat (a,b)

if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + EXTZ(UIMM*2)
d[0:31] ← EXTS(MEM(EA,2))
d[32:63] ← EXTS(MEM(EA,2))

The half word addressed by EA is loaded from memory and placed in the odd half words sign extended in each element of parameter d.

Figure 3-67 shows how bytes are loaded into parameter d as determined by the endian mode.

- In big-endian mode, the msb of parameter a is sign-extended.
- In little-endian mode, the msb of parameter b is sign-extended.

**NOTE**
During implementation, an alignment exception occurs if the EA is not half word-aligned.

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>S</td>
<td>S</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>S</td>
<td>S</td>
</tr>
</tbody>
</table>

**Figure 3-67. __ev_lhhosplat Results in Big- and Little-Endian Modes**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>uint16_t</td>
<td>5-bit unsigned</td>
<td>ev_lhhosplat d,a,b</td>
</tr>
</tbody>
</table>
**__ev_lhhosplatx**  __ev_lhhosplatx__

Vector Load Half Word into Half Word Odd Signed and Splat-Indexed

\[ d = \text{__ev_lhhosplatx\ (a,b)} \]

If \( a = 0 \) then \( \text{temp} \leftarrow 0 \)

Else \( \text{temp} \leftarrow (a) \)

\( \text{EA} \leftarrow \text{temp} + (b) \)

\( d_{0:31} \leftarrow \text{EXTS\ (MEM\ (EA, 2))} \)

\( d_{32:63} \leftarrow \text{EXTS\ (MEM\ (EA, 2))} \)

The half-word addressed by \( \text{EA} \) is loaded from memory and placed in the odd half-words sign extended in each element of parameter \( d \).

**Figure 3-68** shows how bytes are loaded into parameter \( d \) as determined by the endian mode.

- In big-endian mode, the msb of parameter \( a \) is sign-extended.
- In little-endian mode, the msb of parameter \( b \) is sign-extended.

**NOTE**

During implementation, an alignment exception occurs if the \( \text{EA} \) is not half word-aligned.

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>S</td>
<td>S</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>S</td>
<td>S</td>
</tr>
</tbody>
</table>

**Figure 3-68. __ev_lhhosplatx Results in Big- and Little-Endian Modes**

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64Opaque</td>
<td>uint16_t</td>
<td>int32_t</td>
<td>evlhhosplatx\ d,a,b</td>
</tr>
</tbody>
</table>
Vector Load Half Word into Half Word Odd Unsigned and Splat

\[ d = \text{__ev_lhhousplat}\ (a, b) \]

- If \( a = 0 \) then \( \text{temp} \leftarrow 0 \)
- Else \( \text{temp} \leftarrow (a) \)
- \( \text{EA} \leftarrow \text{temp} + \text{EXTZ(UIMM*2)} \)
- \( d_{0:15} \leftarrow 0x0000 \)
- \( d_{16:31} \leftarrow \text{MEM(EA, 2)} \)
- \( d_{32:47} \leftarrow 0x0000 \)
- \( d_{48:63} \leftarrow \text{MEM(EA, 2)} \)

The half word addressed by \( \text{EA} \) is loaded from memory and placed in the odd half words zero extended in each element of parameter \( d \).

Figure 3-69 shows how bytes are loaded into parameter \( d \) as determined by the endian mode.

**NOTE**

During implementation, an alignment exception occurs if the \( \text{EA} \) is not half word-aligned.

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>\text{__ev64_opaque}</td>
<td>uint16_t</td>
<td>5-bit unsigned</td>
<td>\text{evlhhousplat\ d,a,b}</td>
</tr>
</tbody>
</table>
**__ev_lhhousplatx**  
Vector Load Half Word into Half Word Odd Unsigned and Splat-Indexed

\[ d = \text{__ev_lhhousplatx}(a,b) \]

- if \((a = 0)\) then \(\text{temp} \leftarrow 0\)
- else \(\text{temp} \leftarrow (a)\)
- \(\text{EA} \leftarrow \text{temp} + (b)\)
- \(d_{0:15} \leftarrow 0\times0000\)
- \(d_{16:31} \leftarrow \text{MEM}(\text{EA}, 2)\)
- \(d_{32:47} \leftarrow 0\times0000\)
- \(d_{48:63} \leftarrow \text{MEM}(\text{EA}, 2)\)

The half-word addressed by EA is loaded from memory and placed in the odd half words zero extended in each element of parameter \(d\).

**Figure 3-70** shows how bytes are loaded into parameter \(d\) as determined by the endian mode.

**NOTE**  
During implementation, an alignment exception occurs if the EA is not half word-aligned.

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64Opaque</td>
<td>uint16_t</td>
<td>int32_t</td>
<td>evlhhousplatx (d,a,b)</td>
</tr>
</tbody>
</table>
**___ev_lower_eq***

*Vector Lower Bits Equal*

\[
d = \text{___ev_lower_eq}(a, b)
\]

\[
\text{if } (a_{32:63} = b_{32:63}) \text{ then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if the lower 32 bits of parameter \(a\) are equal to the lower 32 bits of parameter \(b\).

**Figure 3-71. Vector Lower Equal (**___ev_lower_eq**)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>ev64_opaque</td>
<td>ev64_opaque</td>
<td>evcmpeq x,a,b</td>
</tr>
</tbody>
</table>
__ev_lower_fs_eq
Vector Lower Bits Floating-Point Equal

\[ d = \text{__ev_lower_fs_eq}(a,b) \]

\[
\text{if } (a_{32:63} = b_{32:63}) \text{ then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if the lower 32 bits of parameter a are equal to the lower 32 bits of parameter b.

![Diagram showing vector lower bits comparison](image)

Figure 3-72. Vector Lower Floating-Point Equal (__ev_lower_fs_eq)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfscmpeq x,a,b</td>
</tr>
</tbody>
</table>
SPE Operations

__ev_lower_fs_gt
Vector Lower Bits Floating-Point Greater Than

d = __ev_lower_fs_gt(a,b)

if (a32:63 > b32:63) then d ← true
else d ← false

This intrinsic returns true if the lower 32 bits of parameter a are greater than the lower 32 bits of parameter b.

Figure 3-73. Vector Lower Floating-Point Greater Than (__ev_lower_fs_gt)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64Opaque</td>
<td>__ev64Opaque</td>
<td>evfscmpgt x,a,b</td>
</tr>
</tbody>
</table>

Signal Processing Engine Auxiliary Processing Unit Programming Interface Manual, Rev. 0
___ev_lower_fs_lt
Vector Lower Bits Floating-Point Less Than

\[ d = ___ev_lower_fs_lt(a, b) \]

\[
\text{if } (a_{32:63} < b_{32:63}) \text{ then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if the lower 32 bits of parameter \( a \) are less than the lower 32 bits of parameter \( b \).

![Diagram](image-url)

**Figure 3-74. Vector Lower Floating-Point Less Than (___ev_lower_fs_lt)**

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evfscmplt x,a,b</td>
</tr>
</tbody>
</table>
**__ev_lower_fs_tst_eq**  
Vector Lower Bits Floating-Point TestEqual

\[
d = __ev_lower_fs_tst_eq(a,b)
\]

if \((a_{32,63} = b_{32,63})\) then \(d \leftarrow \text{true}\)  
else \(d \leftarrow \text{false}\)

This intrinsic returns true if the lower 32 bits of parameter \(a\) are equal to the lower 32 bits of parameter \(b\). This intrinsic differs from \(__ev_lower_fs_eq\) because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use \(__ev_lower_fs_eq\) instead.

Figure 3-75. Vector Lower Floating-Point Test Equal (__ev_lower_fs_tst_eq)

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool _ev64_opaque _ev64_opaque</td>
<td>evfststeq x,a,b</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
\texttt{__ev_lower_fs_tst_gt} \quad \texttt{__ev_lower_fs_tst_gt}

Vector Lower Bits Floating-Point Test Greater Than

\[ d = \texttt{__ev_lower_fs_tst_gt}(a,b) \]

\[
\text{if } (a_{32:63} > b_{32:63}) \text{ then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if the lower 32 bits of parameter \( a \) are greater than the lower 32 bits of parameter \( b \). This intrinsic differs from \texttt{__ev_lower_fs_gt} because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use \texttt{__ev_lower_fs_gt} instead.

\begin{figure}[h]
\centering
\includegraphics[width=0.5\textwidth]{figure.png}
\caption{Vector Lower Floating-Point Test Greater Than (\texttt{__ev_lower_fs_tst_gt})}
\end{figure}

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>\texttt{Bool}</td>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{evfststgt x,a,b}</td>
</tr>
</tbody>
</table>
__ev_lower_fs_tst_lt __ev_lower_fs_tst_lt
Vector Lower Bits Floating-Point Test Less Than

d = __ev_lower_fs_tst_lt(a,b)

if \( a_{32:63} < b_{32:63} \) then \( d \leftarrow true \)
else \( d \leftarrow false \)

This intrinsic returns true if the lower 32 bits of parameter a are less than the lower 32 bits of parameter b. This intrinsic differs from __ev_lower_fs_lt because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use __ev_lower_fs_lt instead.

Figure 3-77. Vector Lower Floating-Point Test Less Than (__ev_lower_fs_tst_lt)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evfstslt x,a,b</td>
</tr>
</tbody>
</table>
__ev_lower__gts
Vector Lower Bits Greater Than Signed

d = __ev_lower_gts(a,b)

if (a32:63 >signed b32:63) then d ← true
else d ← false

This intrinsic returns true if the lower 32 bits of parameter a are greater than the lower 32 bits of parameter b.

Figure 3-78. Vector Lower Greater Than Signed (__ev_lower_gts)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bool __ev64__opaque</td>
<td>__ev64__opaque</td>
<td>evcmpgts x,a,b</td>
<td></td>
</tr>
</tbody>
</table>
__ev_lower_gtu
Vector Lower Bits Greater Than Unsigned

d = __ev_lower_gtu(a,b)

if (a_{32:63} > unsigned b_{32:63}) then d ← true
else d ← false

This intrinsic returns true if the lower 32 bits of parameter a are greater than the lower 32 bits of parameter b.

\[
\begin{array}{c}
0 & 31 & 32 & 63 \\
\hline
\hline
a \\
\hline
\hline
b \\
\hline
\hline
> \\
\hline
d
\end{array}
\]

**Figure 3-79. Vector Lower Greater Than Unsigned (__ev_lower_gtu)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpgtu x,a,b</td>
</tr>
</tbody>
</table>
__ev_lower_lts
Vector Lower Bits Less Than Signed

d = __ev_lower_lts(a,b)

if (a_{32:63} <unsigned b_{32:63}) then d ← true
else d ← false

This intrinsic returns true if the lower 32 bits of parameter a are less than the lower 32 bits of parameter b.

Figure 3-80. Vector Lower Less Than Signed (__ev_lower_lts)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evcmplts x,a,b</td>
</tr>
</tbody>
</table>
__ev_lower_ltu
Vector Lower Bits Less Than Unsigned

\[ d = \text{__ev_lower_ltu}(a, b) \]

\[
\begin{align*}
&\text{if } (a_{32:63} < \text{unsigned } b_{32:63}) \text{ then } d \leftarrow \text{true} \\
&\text{else } d \leftarrow \text{false}
\end{align*}
\]

This intrinsic returns true if the lower 32 bits of parameter \( a \) are less than the lower 32 bits of parameter \( b \).

\[ \begin{array}{c}
0 & 31 & 32 & 63 \\
\hline
a & & & \\
\hline
b & & & \\
\hline
\end{array} \]

\[ \begin{array}{c}
d \quad < \quad \text{Maps to} \\
\hline
\text{__ev64_opaque} \quad \text{__ev64_opaque} \quad \text{evcmpltu} \ x, a, b \\
\text{__Bool} \quad \text{__ev64_opaque} \quad \text{__ev64_opaque} \\
\hline
\end{array} \]

Figure 3-81. Vector Lower Less Than Unsigned (__ev_lower_ltu)
__ev_lwhe
Vector Load Word into Two Half Words Even

d = __ev_lwhe (a,b)

if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + EXTZ(UIMM*4)
d0:15 ← MEM(EA,2)
d16:31 ← 0x0000

The word addressed by EA is loaded from memory and placed in the even half words in each element of parameter d.

Figure 3-82 shows how bytes are loaded into parameter d as determined by the endian mode.

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>a</td>
<td>b</td>
<td>Z</td>
<td>Z</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>b</td>
<td>a</td>
<td>Z</td>
<td>Z</td>
</tr>
</tbody>
</table>

Figure 3-82. __ev_lwhe Results in Big- and Little-Endian Modes

NOTE

During implementation, an alignment exception occurs if the EA is not word-aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>5-bit unsigned</td>
<td>evlwehe d,a,b</td>
</tr>
</tbody>
</table>
**__ev_lwhex**

**Vector Load Word into Two Half Words Even Indexed**

d = __ev_lwhex (a,b)

if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + (b)
d0:15 ← MEM(EA,2)
d16:31 ← 0x0000

d32:47 ← MEM(EA+2,2)
d48:63 ← 0x0000

The word addressed by EA is loaded from memory and placed in the even half words in each element of parameter d.

**Figure 3-83** shows how bytes are loaded into parameter d as determined by the endian mode.

**NOTE**

During implementation, an alignment exception occurs if the EA is not word-aligned.
**__ev_lwhos**

Vector Load Word into Two Half Words Odd Signed (with sign extension)

\[ d = \text{__ev_lwhos} (a, b) \]

if \((a = 0)\) then 
\[ \text{temp} \leftarrow 0 \]
else 
\[ \text{temp} \leftarrow (a) \]
\[ \text{EA} \leftarrow \text{temp + EXTZ(UIMM*4)} \]
\[ d_{0:31} \leftarrow \text{EXTS(MEM(EA,2))} \]
\[ d_{32:63} \leftarrow \text{EXTS(MEM(EA+2,2))} \]

The word addressed by EA is loaded from memory and placed in the odd half words sign extended in each element of parameter d.

**Figure 3-84** shows how bytes are loaded into parameter d as determined by the endian mode.

- In big-endian memory, the msbs of parameters a and c are sign-extended.
- In little-endian memory, the msbs of parameters b and d are sign-extended.

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>S</td>
<td>S</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td></td>
<td>S</td>
<td>S</td>
<td>c</td>
<td>d</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>S</td>
<td>S</td>
<td>b</td>
<td>a</td>
</tr>
<tr>
<td></td>
<td>S</td>
<td>S</td>
<td>d</td>
<td>c</td>
</tr>
</tbody>
</table>

**Figure 3-84. **__ev_lwhos Results in Big- and Little-Endian Modes

**NOTE**

During implementation, an alignment exception occurs if the EA is not word-aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>5-bit unsigned</td>
<td>evlwhos d,a,b</td>
</tr>
</tbody>
</table>
SPE Operations

__ev_lwhosx

Vector Load Word into Two Half Words Odd Signed Indexed (with sign extension)

d = __ev_lwhosx (a,b)

\[
\text{if } (a = 0) \text{ then } 
\text{temp} \leftarrow 0
\]

\[
\text{else } 
\text{temp} \leftarrow (a)
\]

\[
\text{EA} \leftarrow \text{temp} + (b)
\]

\[
d_{0:31} \leftarrow \text{EXTS(MEM(EA,2))}
\]

\[
d_{32:63} \leftarrow \text{EXTS(MEM(EA+2,2))}
\]

The word addressed by EA is loaded from memory and placed in the odd half words sign extended in each element of parameter d.

Figure 3-85 shows how bytes are loaded into parameter d as determined by the endian mode.

- In big-endian memory, the msbs of parameters a and c are sign-extended.
- In little-endian memory, the msbs of parameters b and d are sign-extended.

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>S</td>
<td>S</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>S</td>
<td>S</td>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

**NOTE**

During implementation, an alignment exception occurs if the EA is not word-aligned.
**__ev_lwhou**

Vector Load Word into Two Half Words Odd Unsigned (zero-extended)

\[
d = \text{__ev_lwhou}(a,b)
\]

\[
\begin{align*}
\text{if } (a = 0) & \text{ then } \text{temp} \leftarrow 0 \\
\text{else } & \text{temp} \leftarrow (a) \\
\text{EA} & \leftarrow \text{temp} + \text{EXTZ} (\text{UIMM*4}) \\
d_{0:15} & \leftarrow 0x0000 \\
d_{16:31} & \leftarrow \text{MEM} (\text{EA}, 2) \\
d_{32:47} & \leftarrow 0x0000 \\
d_{48:63} & \leftarrow \text{MEM} (\text{EA + 2}, 2)
\end{align*}
\]

The word addressed by EA is loaded from memory and placed in the odd half words zero extended in each element of parameter d.

**Figure 3-86** shows how bytes are loaded into parameter d as determined by the endian mode.

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>Z</td>
<td>Z</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>Z</td>
<td>Z</td>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

**Figure 3-86. __ev_lwhou Results in Big- and Little-Endian Modes**

**NOTE**

During implementation, an alignment exception occurs if the EA is not word-aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>5-bit unsigned</td>
<td>evlwhou d,a,b</td>
</tr>
</tbody>
</table>
**__ev_lwhoux**

Vector Load Word into Two Half Words Odd Unsigned Indexed (zero-extended)

\[
d = __ev_lwhoux \ (a,b)
\]

\[
\begin{align*}
\text{if } (a = 0) \text{ then } & \quad \text{temp} \leftarrow 0 \\
\text{else } & \quad \text{temp} \leftarrow (a) \\
\text{EA} & \leftarrow \text{temp} + (b) \\
d_{0:15} & \leftarrow 0x0000 \\
d_{16:31} & \leftarrow \text{MEM}(\text{EA}, 2) \\
d_{32:47} & \leftarrow 0x0000 \\
d_{48:63} & \leftarrow \text{MEM}(\text{EA}+2, 2)
\end{align*}
\]

The word addressed by EA is loaded from memory and placed in the odd half words zero extended in each element of parameter d.

**Figure 3-87** shows how bytes are loaded into parameter d as determined by the endian mode.

- **GPR in big endian:**
  - Byte address: 0 1 2 3
  - Memory: \(\begin{array}{cccc}
a & b & c & d \\
\end{array}\)
  - GPR: \(Z \ Z \ a \ b \ Z \ Z \ c \ d \)

- **GPR in little endian:**
  - Byte address: 0 1 2 3
  - Memory: \(\begin{array}{cccc}
a & b & c & d \\
\end{array}\)
  - GPR: \(Z \ Z \ b \ a \ Z \ Z \ d \ c \)

**Figure 3-87. __ev_lwhoux Results in Big- and Little-Endian Modes**

**NOTE**

During implementation, an alignment exception occurs if the EA is not word-aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>int32_t</td>
<td>evlwhoux d,a,b</td>
</tr>
</tbody>
</table>
__ev_lwhsplat
Vector Load Word into Two Half Words and Splat

d = __ev_lwhsplat (a,b)

if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + EXTZ(UIMM*4)
d0:15 ← MEM(EA,2)
d16:31 ← MEM(EA+2,2)
d32:47 ← MEM(EA+2,2)
d48:63 ← MEM(EA+2,2)

The word addressed by EA is loaded from memory and placed in both the even and odd half words in each element of parameter d.

Figure 3-88 shows how bytes are loaded into parameter d as determined by the endian mode.

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

**Figure 3-88. __ev_lwhsplat Results in Big- and Little-Endian Modes**

**NOTE**

During implementation, an alignment exception occurs if the EA is not word-aligned.

<table>
<thead>
<tr>
<th><em>d</em></th>
<th><em>a</em></th>
<th><em>b</em></th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64opaque</td>
<td>uint32_t</td>
<td>5-bit unsigned</td>
<td>evlwhsplat d,a,b</td>
</tr>
</tbody>
</table>
\texttt{\_\_ev\_lwhsplatx} \quad \texttt{\_\_ev\_lwhsplatx}

Vector Load Word into Two Half Words and Splat-Indexed

\[ d = \_\_ev\_lwhsplatx \left( a, b \right) \]

\begin{verbatim}
if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + (b)
d_{0:15} ← \text{MEM}(EA, 2)
d_{16:31} ← \text{MEM}(EA, 2)
d_{32:47} ← \text{MEM}(EA+2, 2)
d_{48:63} ← \text{MEM}(EA+2, 2)
\end{verbatim}

The word addressed by EA is loaded from memory and placed in both the even and odd half words in each element of parameter \(d\).

\textbf{Figure 3-89} shows how bytes are loaded into parameter \(d\) as determined by the endian mode.

\begin{table}
\begin{tabular}{|c|c|c|c|c|}
\hline
\textbf{Byte address} & 0 & 1 & 2 & 3 \\
\hline
\textbf{Memory} & a & b & c & d \\
\hline
\textbf{GPR in big endian} & a & b & a & b & c & d & c & d \\
\hline
\textbf{GPR in little endian} & b & a & b & a & d & c & d & c \\
\hline
\end{tabular}
\caption{\_\_ev\_lwhsplatx Results in Big- and Little-Endian Modes}
\end{table}

\textbf{NOTE}

During implementation, an alignment exception occurs if the EA is not word-aligned.

\begin{table}
\begin{tabular}{|c|c|c|c|}
\hline
\textbf{d} & \textbf{a} & \textbf{b} & \textbf{Maps to} \\
\hline
\texttt{\_\_ev64\_opaque} & \texttt{uint32\_t} & \texttt{int32\_t} & \texttt{evlwhsplatx \_\_ev\_lwhsplatx \_\_ev\_lwhsplatx \_\_ev\_lwhsplatx \_\_ev\_lwhsplatx} \\
\hline
\end{tabular}
\caption{\_\_ev\_lwhsplatx Results in Big- and Little-Endian Modes}
\end{table}
__ev_lwwsplat

Vector Load Word into Word and Splat

d = __ev_lwwsplat (a,b)

if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + EXTZ(UIMM*4)
d0:31 ← MEM(EA, 4)
d32:63 ← MEM(EA, 4)

The word addressed by EA is loaded from memory and placed in both elements of parameter d. Figure 3-90 shows how bytes are loaded into parameter d as determined by the endian mode.

Table: __ev_lwwsplat Results in Big- and Little-Endian Modes

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>d</td>
<td>c</td>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

Figure 3-90. __ev_lwwsplat Results in Big- and Little-Endian Modes

NOTE

During implementation, an alignment exception occurs if the EA is not word-aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>5-bit unsigned</td>
<td>__ev_lwwsplat d,a,b</td>
</tr>
</tbody>
</table>
__ev_lwwsplatx
Vector Load Word into Word and Splat-Indexed

d = __ev_lwwsplatx (a,b)

\[
\begin{align*}
\text{if } (a = 0) \text{ then } \text{temp} &\rightarrow 0 \\
\text{else } \text{temp} &\rightarrow (a) \\
\text{EA} &\rightarrow \text{temp} + (b) \\
\text{d}_{0:31} &\leftarrow \text{MEM}(\text{EA}, 4) \\
\text{d}_{32:63} &\leftarrow \text{MEM}(\text{EA}, 4)
\end{align*}
\]

The word addressed by EA is loaded from memory and placed in both elements of parameter d.

**Figure 3-91** shows how bytes are loaded into parameter d as determined by the endian mode.

**NOTE**

During implementation, an alignment exception occurs if the EA is not word-aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>int32_t</td>
<td>evlwwsplatx d,a,b</td>
</tr>
</tbody>
</table>
vec_mergehi

Vector Merge High

d = vec_mergehi (a,b)

\[
\begin{align*}
    d_{0:31} &\leftarrow a_{0:31} \\
    d_{32:63} &\leftarrow b_{0:31}
\end{align*}
\]

The high-order elements of parameters a and b are merged and placed into parameter d, as shown in Figure 3-92.

Figure 3-92. High-Order Element Merging (vec_mergehi)

NOTE

To perform a vector splat high, specify the same register in parameters a and b.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmergehi d,a,b</td>
</tr>
</tbody>
</table>
**__ev_mergehilo**

**Vector Merge High/Low**

\[ d = __ev_mergehilo \left( a, b \right) \]

\[
\begin{align*}
    d_{0:31} &\leftarrow a_{0:31} \\
    d_{32:63} &\leftarrow b_{32:63}
\end{align*}
\]

The high-order element of parameter `a` and the low-order element of parameter `b` are merged and placed into parameter `d`, as shown in Figure 3-93.

![Figure 3-93. High-Order Element Merging (__ev_mergehilo)](image)

**Application note:** With appropriate specification of parameter `a` and `b`, `evmergehi`, `evmergelohi`, `evmergehilo`, and `evmergelohi` provide a full 32-bit permute of two source parameters.
**__ev_mergelo**  
Vector Merge Low

\[ d = \text{__ev_mergelo} (a, b) \]

\[
\begin{align*}
d_{0:31} & \leftarrow a_{32:63} \\
d_{32:63} & \leftarrow b_{32:63}
\end{align*}
\]

The low-order elements of parameters a and b are merged and placed in parameter d, as shown in Figure 3-94.

**Figure 3-94. Low-Order Element Merging (__ev_mergelo)**

**NOTE**

To perform a vector splat low, specify the same register in parameters a and b.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmergelo d,a,b</td>
</tr>
</tbody>
</table>
___ev_mergelohi
Vector Merge Low/High

d = ___ev_mergelohi (a,b)

\[
\begin{align*}
  d_{0:31} & \leftarrow a_{32:63} \\
  d_{32:63} & \leftarrow b_{0:31}
\end{align*}
\]

The low-order element of parameter a and the high-order element of parameter b are merged and placed into parameter d, as shown in Figure 3-95.

![Figure 3-95. Low-Order Element Merging (___ev_mergelohi)](image)

**NOTE**

To perform a vector swap, specify the same register in parameters a and b.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmergelohi d,a,b</td>
</tr>
</tbody>
</table>
**__ev_mhegsmfaa**

Vector Multiply Half Words, Even, Guarded, Signed, Modulo, Fractional and Accumulate

\[ d = __ev_mhegsmfaa \ (a,b) \]

\[ \text{temp0:31} \leftarrow a_{32:47} \times_{\text{sf}} b_{32:47} \]
\[ \text{temp0:63} \leftarrow \text{EXTS} (\text{temp0:31}) \]
\[ d_{0:63} \leftarrow \text{ACC}_{0:63} + \text{temp0:63} \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

The corresponding low even-numbered, half-word signed fractional elements in parameters \( a \) and \( b \) are multiplied. The product is added to the contents of the 64-bit accumulator, and the result is placed into parameter \( d \) and the accumulator.

**NOTE**

This sum is a modulo sum. Neither overflow check nor saturation is performed. Any overflow of the 64-bit sum is not recorded into the SPEFSCR.

![Diagram](image)

**Figure 3-96. __ev_mhegsmfaa (Even Form)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhegsmfaa d,a,b</td>
</tr>
</tbody>
</table>
**__ev_mhegsmfan**  
Vector Multiply Half Words, Even, Guarded, Signed, Modulo, Fractional and Accumulate Negative

\[ d = \text{__ev_mhegsmfan} \left( a, b \right) \]

\[
\text{temp}_{0:31} \leftarrow a_{32:47} \times_{sf} b_{32:47} \\
\text{temp}_{0:63} \leftarrow \text{EXTS} \left( \text{temp}_{0:31} \right) \\
d_{0:63} \leftarrow \text{ACC}_{0:63} - \text{temp}_{0:63} \\
// \text{update accumulator} \\
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

The corresponding low even-numbered, half-word signed fractional elements in parameters \( a \) and \( b \) are multiplied. The product is subtracted from the contents of the 64-bit accumulator, and the result is placed into parameter \( d \) and the accumulator.

**NOTE**

This difference is a modulo difference. Neither overflow check nor saturation is performed. Any overflow of the 64-bit difference is not recorded into the SPEFSCR.

---

**Figure 3-97. __ev_mhegsmfan (Even Form)**

<p>| | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>d</strong></td>
<td><strong>a</strong></td>
<td><strong>b</strong></td>
<td>Maps to</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td><strong>evmhegsmfan d,a,b</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
**__ev_mhegsmiaa__**

Vector Multiply Half Words, Even, Guarded, Signed, Modulo, Integer and Accumulate

\[
d = \text{__ev_mhegsmiaa\hspace{1em} (a,b)}
\]

\[
\begin{align*}
t_{\text{temp0:31}} &\leftarrow a_{32:47} \times b_{32:47} \\
t_{\text{temp0:63}} &\leftarrow \text{EXTS} (t_{\text{temp0:31}}) \\
d_{0:63} &\leftarrow \text{ACC0:63} + t_{\text{temp0:63}}
\end{align*}
\]

// update accumulator

\[
\text{ACC0:63} \leftarrow d_{0:63}
\]

The corresponding low even-numbered half-word signed integer elements in parameters a and b are multiplied. The intermediate product is sign-extended and added to the contents of the 64-bit accumulator, and the resulting sum is placed into parameter d and the accumulator.

**NOTE**

This sum is a modulo sum. Neither overflow check nor saturation is performed. Any overflow of the 64-bit sum is not recorded into the SPEFSCR.

**Figure 3-98. __ev_mhegsmiaa (Even Form)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evmhegsmiaa d,a,b</td>
</tr>
</tbody>
</table>
___ev_mhegsmian ___ev_mhegsmian
Vector Multiply Half Words, Even, Guarded, Signed, Modulo, Integer and Accumulate Negative

\[ d = ___ev_mhegsmian \left(a, b\right) \]

\[
\begin{align*}
\text{temp}_0:31 & \leftarrow a_{32:47} \times b_{32:47} \\
\text{temp}_0:63 & \leftarrow \text{EXTS} (\text{temp}_0:31) \\
d_0:63 & \leftarrow \text{ACC}_0:63 \ - \ \text{temp}_0:63 \\
& \quad \text{// update accumulator} \\
\text{ACC}_0:63 & \leftarrow d_0:63
\end{align*}
\]

The corresponding low even-numbered half-word signed integer elements in parameters \(a\) and \(b\) are multiplied. The intermediate product is sign-extended and subtracted from the contents of the 64-bit accumulator, and the result is placed into parameter \(d\) and into the accumulator.

**NOTE**

This difference is a modulo difference. Neither overflow check nor saturation is performed. Any overflow of the 64-bit difference is not recorded into the SPEFSCR.

![Diagram](image-url)

*Figure 3-99. ___ev_mhegsmian (Even Form)*

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evmhegsmian (d,a,b)</td>
</tr>
</tbody>
</table>
**__ev_mhegumfaa**

Vector Multiply Half Words, Even, Guarded, Unsigned, Modulo, Fractional and Accumulate

\[ d = \text{__ev_mhegumfaa}(a,b) \]

\[
\begin{align*}
t_{0:31} & \leftarrow a_{32:47} \times_{\text{ui}} b_{32:47} \\
t_{0:63} & \leftarrow \text{EXTZ}(t_{0:31}) \\
d_{0:63} & \leftarrow \text{ACC}0:63 + t_{0:63} \\
// \text{ update accumulator} \\
\text{ACC}0:63 & \leftarrow d_{0:63}
\end{align*}
\]

The corresponding low even-numbered elements in parameters \( a \) and \( b \) are multiplied. The intermediate product is zero-extended and added to the contents of the 64-bit accumulator. The resulting sum is placed into parameter \( d \) and into the accumulator.

**NOTE**

This sum is a modulo sum. Neither overflow check nor saturation is performed. Overflow of the 64-bit sum is not recorded into the SPEFSCR.

![Diagram](image)

**Figure 3-100. __ev_mhegumfaa (Even Form)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhegumiaa d,a,b</td>
</tr>
</tbody>
</table>
**__ev_mhegumiaa**

Vector Multiply Half Words, Even, Guarded, Unsigned, Modulo, Integer and Accumulate

d = __ev_mhegumiaa (a, b)

\[
\begin{align*}
\text{temp}_{0:31} & \leftarrow a_{32:47} \times_{ui} b_{32:47} \\
\text{temp}_{0:63} & \leftarrow \text{EXTZ}(\text{temp}_{0:31}) \\
d_{0:63} & \leftarrow \text{ACC}_{0:63} + \text{temp}_{0:63} \\
& \quad // \text{ update accumulator} \\
\text{ACC}_{0:63} & \leftarrow d_{0:63}
\end{align*}
\]

The corresponding low even-numbered half-word unsigned integer elements in parameters a and b are multiplied. The intermediate product is zero-extended and added to the contents of the 64-bit accumulator. The resulting sum is placed into parameter d and into the accumulator.

**NOTE**

This sum is a modulo sum. Neither overflow check nor saturation is performed. Any overflow of the 64-bit sum is not recorded into the SPEFSCR.

---

**Figure 3-101. __ev_mhegumiaa (Even Form)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evmhegumiaa d,a,b</td>
</tr>
</tbody>
</table>
__ev_mhegumfan
Vector Multiply Half Words, Even, Guarded, Unsigned, Modulo, Fractional and Accumulate Negative

\[ d = \text{__ev_mhegumfan}(a, b) \]

\[
\text{temp}_{0:31} \leftarrow a_{32:47} \times_{\text{ui}} b_{32:47} \\
\text{temp}_{0:63} \leftarrow \text{EXTZ}(\text{temp}_{0:31}) \\
d_{0:63} \leftarrow \text{ACC}_{0:63} - \text{temp}_{0:63} \\
// \text{ update accumulator} \\
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

The corresponding low even-numbered elements in parameters a and b are multiplied. The intermediate product is zero-extended and subtracted from the contents of the 64-bit accumulator. The result is placed into parameter d and into the accumulator.

**NOTE**

This difference is a modulo difference. Neither overflow check nor saturation is performed. Overflow of the 64-bit difference is not recorded into the SPEFSCR.

**Figure 3-102. __ev_mhegumfan (Even Form)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhegumian d,a,b</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>Intermediate product</th>
<th>Accumulator</th>
<th>d and accumulator</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>0000_0000_0000_0000...0000</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Signal Processing Engine Auxiliary Processing Unit Programming Interface Manual, Rev. 0
Freescale Semiconductor
**__ev_mhegumian**

Vector Multiply Half Words, Even, Guarded, Unsigned, Modulo, Integer and Accumulate Negative

\[ d = __ev_mhegumian \left( a, b \right) \]

\[
\begin{align*}
\text{temp0}:31 & \leftarrow a_{32:47} \times_{\text{ui}} b_{32:47} \\
\text{temp0}:63 & \leftarrow \text{EXTZ}(\text{temp0}:31) \\
d_{0:63} & \leftarrow \text{ACC0}:63 - \text{temp0}:63 \\
// \text{ update accumulator} \\
\text{ACC0}:63 & \leftarrow d_{0:63}
\end{align*}
\]

The corresponding low even-numbered unsigned integer elements in parameter \( a \) and \( b \) are multiplied. The intermediate product is zero-extended and subtracted from the contents of the 64-bit accumulator. The result is placed into parameter \( d \) and into the accumulator.

**NOTE**

This difference is a modulo difference. Neither overflow check nor saturation is performed. Any overflow of the 64-bit difference is not recorded into the SPEFSCR.

---

**Figure 3-103. __ev_mhegumian (Even Form)**

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhegumian ( d,a,b )</td>
</tr>
</tbody>
</table>
__ev_mhesmfa

Vector Multiply Half Words, Even, Signed, Modulo, Fractional (to Accumulator)

\[
d = \text{___ev_mhesmfa (a,b)} \quad (A = 1)
\]

\[
d = \text{___ev_mhesmfa (a,b)} \quad (A = 1)
\]

// high
\[
d_{0:31} \leftarrow (a_{0:15} \times_{\text{sf}} b_{0:15})
\]
// low
\[
d_{32:63} \leftarrow (a_{32:47} \times_{\text{sf}} b_{32:47})
\]
// update accumulator
if \( A = 1 \) then \( \text{ACC}_{0:63} \leftarrow d_{0:63} \)

The corresponding even-numbered half-word signed fractional elements in parameters \( a \) and \( b \) are multiplied, and the 32 bits of each product are placed into the corresponding words of parameter \( d \).

If \( A = 1 \), the result in parameter \( d \) is also placed into the accumulator.

Other registers altered: ACC (if \( A = 1 \))

Figure 3-104. Even Multiply of Two Signed Modulo Fractional Elements (to Accumulator) (___ev_mhesmfa)

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>( A = 0 )</td>
<td>___ev64_opaque</td>
<td>___ev64_opaque</td>
<td>___ev64_opaque</td>
<td>evmhesmfa d,a,b</td>
</tr>
<tr>
<td>( A = 1 )</td>
<td>___ev64_opaque</td>
<td>___ev64_opaque</td>
<td>___ev64_opaque</td>
<td>evmhesmfa d,a,b</td>
</tr>
</tbody>
</table>
**__ev_mhesmfaaw**

Vector Multiply Half Words, Even, Signed, Modulo, Fractional and Accumulate into Words

\[ d = \text{__ev_mhesmfaaw} (a, b) \]

// high
\[ \text{temp0:31} \leftarrow (a_{0:15} \times_{sf} b_{0:15}) \]
\[ d_{0:31} \leftarrow \text{ACC}_{0:31} + \text{temp0:31} \]

// low
\[ \text{temp0:31} \leftarrow (a_{32:47} \times_{sf} b_{32:47}) \]
\[ d_{32:63} \leftarrow \text{ACC}_{32:63} + \text{temp0:31} \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

For each word element in the accumulator, the corresponding even-numbered half-word signed fractional elements in parameters \( a \) and \( b \) are multiplied. The 32 bits of each intermediate product are added to the contents of the accumulator words to form intermediate sums, which are placed into the corresponding parameter \( d \) words and into the accumulator.

Other registers altered: ACC

---

**Figure 3-105. Even Form of Vector Half-Word Multiply (__ev_mhesmfaaw)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evmhesmfaaw d,a,b</td>
</tr>
</tbody>
</table>
__ev_mhesmfanw
Vector Multiply Half Words, Even, Signed, Modulo, Fractional and Accumulate Negative into Words

d = __ev_mhesmfanw (a,b)

// high
temp0:31 ← a0:15 ×sf b0:15
d0:31 ← ACC0:31 - temp0:31

// low
temp0:31 ← a32:47 ×sf b32:47
d32:63 ← ACC32:63 - temp0:31

// update accumulator
ACC0:63 ← d0:63

For each word element in the accumulator, the corresponding even-numbered half-word signed fractional elements in parameters a and b are multiplied. The 32-bit intermediate products are subtracted from the contents of the accumulator words to form intermediate differences, which are placed into the corresponding parameter d words and into the accumulator.

Other registers altered: ACC

Figure 3-106. Even Form of Vector Half-Word Multiply (__ev_mhesmfanw)
__ev_mhesmi

Vector Multiply Half Words, Even, Signed, Modulo, Integer (to Accumulator)

\[
\begin{align*}
d &= \text{__ev_mhesmi} (a,b) & (A = 0) \\
d &= \text{__ev_mhesmia} (a,b) & (A = 1)
\end{align*}
\]

\[
\begin{align*}
&\text{// high} \\
d_{0:31} &\leftarrow a_{0:15} \times b_{0:15}
\end{align*}
\]

\[
\begin{align*}
&\text{// low} \\
d_{32:63} &\leftarrow a_{32:47} \times b_{32:47}
\end{align*}
\]

// update accumulator
if \( A = 1 \), then \( \text{ACC}_{0:63} \leftarrow d_{0:63} \)

The corresponding even-numbered half-word signed integer elements in parameters \( a \) and \( b \) are multiplied. The two 32-bit products are placed into the corresponding words of parameter \( d \).

If \( A = 1 \), the result in parameter \( d \) is also placed into the accumulator.

Other registers altered: ACC (if \( A = 1 \))

![Diagram showing the operation of __ev_mhesmi](image)

Figure 3-107. Even Form for Vector Multiply (to Accumulator) (__ev_mhesmi)

<table>
<thead>
<tr>
<th>( A )</th>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>( A = 0 )</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhesmi d,a,b</td>
</tr>
<tr>
<td>( A = 1 )</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhesmia d,a,b</td>
</tr>
</tbody>
</table>
__ev_mhesmiaaw

Vector Multiply Half Words, Even, Signed, Modulo, Integer and Accumulate into Words

d = __ev_mhesmiaaw (a,b)

// high
temp0:31 ← a0:15 × b0:15
d0:31 ← ACC0:31 + temp0:31

// low
temp0:31 ← a32:47 × b32:47
d32:63 ← ACC32:63 + temp0:31

// update accumulator
ACC0:63 ← d0:63

For each word element in the accumulator, the corresponding even-numbered half-word signed integer elements in parameters a and b are multiplied. Each intermediate 32-bit product is added to the contents of the accumulator words to form intermediate sums, which are placed into the corresponding parameter d words and into the accumulator.

Other registers altered: ACC

Figure 3-108. Even Form of Vector Half-Word Multiply (__ev_mhesmiaaw)
**__ev_mhesmianw**  
Vector Multiply Half Words, Even, Signed, Modulo, Integer and Accumulate Negative into Words  

\[ d = \text{__ev_mhesmianw} (a,b) \]

```c
// high
temp0_31 \leftarrow a_{0:15} \times b_{0:15}
\text{d}_{0:31} \leftarrow \text{ACC}_{0:31} - \text{temp0}_{0:31}

// low
\text{temp1}_{0:31} \leftarrow a_{32:47} \times b_{32:47}
\text{d}_{32:63} \leftarrow \text{ACC}_{32:63} - \text{temp1}_{0:31}

// update accumulator
\text{ACC}_{0:63} \leftarrow \text{d}_{0:63}
```

For each word element in the accumulator, the corresponding even-numbered half-word signed integer elements in parameters a and b are multiplied. Each intermediate 32-bit product is subtracted from the contents of the accumulator words to form intermediate differences, which are placed into the corresponding parameter d words and into the accumulator.

Other registers altered: ACC

---

**Figure 3-109. Even Form of Vector Half-Word Multiply (ev_mhesmianw)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>_ev64opaque</td>
<td>_ev64opaque</td>
<td>_ev64opaque</td>
</tr>
</tbody>
</table>
__ev_mhessf
Vector Multiply Half Words, Even, Signed, Saturate, Fractional (to Accumulator)

\[ d = \text{__ev_mhessf } (a,b) \quad (A = 0) \]
\[ d = \text{__ev_mhessfa } (a,b) \quad (A = 1) \]

// high
 temp0:31 ← \text{a}_{0:15} \times \text{sf b}_{0:15}
if (\text{a}_{0:15} = 0x8000) \& (\text{b}_{0:15} = 0x8000) then
  d_{0:31} ← 0x7FFF_FFFF //saturate
  movh ← 1
else
  d_{0:31} ← \text{temp0}_{:31}
  movh ← 0

// low
 temp0:31 ← \text{a}_{32:47} \times \text{sf b}_{32:47}
if (\text{a}_{32:47} = 0x8000) \& (\text{b}_{32:47} = 0x8000) then
  d_{32:63} ← 0x7FFF_FFFF //saturate
  movl ← 1
else
  d_{32:63} ← \text{temp0}_{:31}
  movl ← 0

// update accumulator
if A = 1 then ACC_{0:63} ← d_{0:63}

// update SPEFSCR
SPEFSCR_OVFH ← movh
SPEFSCR_OVL ← movl
SPEFSCR_OVF ← SPEFSCR_OVFH \& \text{movh}
SPEFSCR_OV ← SPEFSCR_OV | movl

The corresponding even-numbered half-word signed fractional elements in parameters a and b are multiplied. The 32 bits of each product are placed into the corresponding words of parameter d. If both inputs are -1.0, the result saturates to the largest positive signed fraction and the overflow and summary overflow bits are recorded in the SPEFSCR.

If A = 1, the result in parameter d is also placed into the accumulator.

Other registers altered: SPEFSCR
                      ACC (if A = 1)
Figure 3-110. Even Multiply of Two Signed Saturate Fractional Elements (to Accumulator)
(__ev_mhessf)

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmheff d,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmheffa d,a,b</td>
</tr>
</tbody>
</table>

0 15 16 31 32 47 48 63

a

b

\[ \times \]

\[ \times \]

d (and accumulator if __ev_mhessa)
___ev_mhessfaaw  ___ev_mhessfaaw
Vector Multiply Half Words, Even, Signed, Saturate, Fractional and Accumulate into Words

d = __ev_mhessfaaw (a,b)

// high
temp0:31 ← a0:15 ×sf b0:15
if (a0:15 = 0x8000) & (b0:15 = 0x8000) then
    temp0:31 ← 0x7FFF_FFFF //saturate
    movh ← 1
else
    movh ← 0
    temp0:63 ← EXTS(ACC0:31) + EXTS(temp0:31)
    ovh ← (temp31 ⊕ temp32)
    d0:31 ← SATURATE(ovh, temp31, 0x8000_0000, 0x7FFF_FFFF, temp32:63)

// low
temp0:31 ← a32:47 ×sf b32:47
if (a32:47 = 0x8000) & (b32:47 = 0x8000) then
    temp0:31 ← 0x7FFF_FFFF //saturate
    movl ← 1
else
    movl ← 0
    temp0:63 ← EXTS(ACC32:63) + EXTS(temp0:31)
    ovl ← (temp31 ⊕ temp32)
    d32:63 ← SATURATE(ovl, temp31, 0x8000_0000, 0x7FFF_FFFF, temp32:63)

// update accumulator
ACC0:63 ← d0:63

// update SPEFSCR
SPEFSCR0VH ← movh
SPEFSCR0V  ← movl
SPEFSCR0VH  ← SPEFSCR0VH | ovh | movh
SPEFSCR0V  ← SPEFSCR0V | ovl | movl

The corresponding even-numbered half-word signed fractional elements in parameters a and b are multiplied, producing a 32-bit product. If both inputs are –1.0, the result saturates to 0x7FFF_FFFF. Each 32-bit product is then added to the corresponding word in the accumulator, saturating if overflow or underflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow or underflow from either the multiply or the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC
Figure 3-111. Even Form of Vector Half-Word Multiply (__ev_mhessfaaw)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhessfaaw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Even, Signed, Saturate, Fractional and Accumulate Negative into Words

\[
\text{d} = \_	ext{ev\_mhessfanw}\ (\text{a}, \text{b})
\]

\[
\begin{align*}
\text{temp0:31} & \leftarrow a_{0:15} \times_{\text{sf}} b_{0:15} \\
\text{if } (a_{0:15} = 0x8000) \& (b_{0:15} = 0x8000) & \text{ then } \\
\quad \text{temp0:31} & \leftarrow 0x7FFF_FFFF \quad \text{// saturate} \\
\quad \text{movh} & \leftarrow 1 \\
\text{else} & \\
\quad \text{movh} & \leftarrow 0 \\
\quad \text{temp0:63} & \leftarrow \text{EXTS}(\text{ACC}_0:31) - \text{EXTS}(\text{temp0:31}) \\
\quad \text{ovh} & \leftarrow (\text{temp31} \oplus \text{temp32}) \\
\quad \text{d0:31} & \leftarrow \text{SATURATE}(\text{ovh}, \text{temp31}, 0x8000_0000, 0x7FFF_FFFF, \text{temp32:63})
\end{align*}
\]

\[
\begin{align*}
\text{temp0:31} & \leftarrow a_{32:47} \times_{\text{sf}} b_{32:47} \\
\text{if } (a_{32:47} = 0x8000) \& (b_{32:47} = 0x8000) & \text{ then } \\
\quad \text{temp0:31} & \leftarrow 0x7FFF_FFFF \quad \text{// saturate} \\
\quad \text{movl} & \leftarrow 1 \\
\text{else} & \\
\quad \text{movl} & \leftarrow 0 \\
\quad \text{temp0:63} & \leftarrow \text{EXTS}(\text{ACC}_{32:63}) - \text{EXTS}(\text{temp0:31}) \\
\quad \text{ovl} & \leftarrow (\text{temp31} \oplus \text{temp32}) \\
\quad \text{d}_{32:63} & \leftarrow \text{SATURATE}(\text{ovl}, \text{temp31}, 0x8000_0000, 0x7FFF_FFFF, \text{temp32:63})
\end{align*}
\]

\[
\begin{align*}
\text{// update accumulator} \\
\text{ACC}_{0:63} & \leftarrow \text{d0:63}
\end{align*}
\]

\[
\begin{align*}
\text{// update SPEFSCR} \\
\text{SPEFSCR}_{OVH} & \leftarrow \text{movh} \\
\text{SPEFSCR}_{OV} & \leftarrow \text{movl} \\
\text{SPEFSCR}_{OVH} & \leftarrow \text{SPEFSCR}_{OVH} | \text{ovh} | \text{movh} \\
\text{SPEFSCR}_{OV} & \leftarrow \text{SPEFSCR}_{OV} | \text{ovl} | \text{movl}
\end{align*}
\]

The corresponding even-numbered half-word signed fractional elements in parameters a and b are multiplied, producing a 32-bit product. If both inputs are –1.0, the result saturates to 0x7FFF_FFFF. Each 32-bit product is then subtracted from the corresponding word in the accumulator, saturating if overflow or underflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow or underflow from either the multiply or the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC
Figure 3-112. Even Form of Vector Half-Word Multiply (__ev_mhessfanw)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmheessfanw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Even, Signed, Saturate, Integer and Accumulate into Words

d = __ev_mhessiaaw (a,b)

The corresponding even-numbered half-word signed integer elements in parameters a and b are multiplied, producing a 32-bit product. Each 32-bit product is then added to the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow or underflow from either the multiply or the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC
**__ev_mhessianw**

Vector Multiply Half Words, Even, Signed, Saturate, Integer and Accumulate Negative into Words

\[ d = __ev_mhessianw \ (a, b) \]

```c
// high
temp0:31 ← a0:15 × si b0:15
temp0:63 ← EXTS(ACC0:31) - EXTS(temp0:31)
ovh ← (temp31 ⊕ temp32)
d0:31 ← SATURATE.ovh, temp31, 0x8000_0000, 0x7FFF_FFFF, temp32:63)

// low
temp0:31 ← a32:47 × si b32:47
temp0:63 ← EXTS(ACC32:63) - EXTS(temp0:31)
ovl ← (temp31 ⊕ temp32)
d32:63 ← SATURATE.ovl, temp31, 0x8000_0000, 0x7FFF_FFFF, temp32:63)

// update accumulator
ACC0:63 ← d0:63

// update SPEGFSCR
SPEGFSCR.OVH ← ovh
SPEGFSCR.OV ← ovl
SPEGFSCR.SOVH ← SPEGFSCR.SOVH | ovh
SPEGFSCR.SOV ← SPEGFSCR.SOV | ovl
```

For each word element in the accumulator, the corresponding even-numbered half-word signed integer elements in parameters `a` and `b` are multiplied, producing a 32-bit product. Each 32-bit product is then subtracted from the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in parameter `d` and the accumulator.

If there is an overflow or underflow from either the multiply or the addition, the overflow and summary overflow bits are recorded in the SPEGFSCR.

Other registers altered: SPEGFSCR ACC

![Diagram](image)

**Figure 3-114. Even Form of Vector Half-Word Multiply (__ev_mhessianw)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhlessianw d,a,b</td>
</tr>
</tbody>
</table>
**__ev_mheumf**

Vector Multiply Half Words, Even, Unsigned, Modulo, Fractional (to Accumulator)

\[ d = \text{__ev_mheumf}(a, b) \quad (A = 0) \]

\[ d = \text{__ev_mheumfa}(a, b) \quad (A = 1) \]

// high
\[ d_{0:31} \leftarrow a_{0:15} \times_{ui} b_{0:15} \]
// low
\[ d_{32:63} \leftarrow a_{32:47} \times_{ui} b_{32:47} \]
// update accumulator
if \( A = 1 \), ACC0:63 \( \leftarrow d_{0:63} \)

The corresponding even-numbered half word elements in parameters \( a \) and \( b \) are multiplied. The two 32-bit products are placed into the corresponding words of parameter \( d \).

If \( A = 1 \), the result in parameter \( d \) is also placed into the accumulator.

---

**Figure 3-115. Vector Multiply Half Words, Even, Unsigned, Modulo, Fractional (to Accumulator) (__ev_mheumf)**

<table>
<thead>
<tr>
<th>( A )</th>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>( A = 0 )</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmheumi d,a,b</td>
</tr>
<tr>
<td>( A = 1 )</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmheumia d,a,b</td>
</tr>
</tbody>
</table>
__ev_mheumi

Vector Multiply Half Words, Even, Unsigned, Modulo, Integer (to Accumulator)

\[ d = \text{__ev_mheumi} (a, b) \quad (A = 0) \]
\[ d = \text{__ev_mheumia} (a, b) \quad (A = 1) \]

// high
\[ d_{0:31} \leftarrow a_{0:15} \times_{\text{ui}} b_{0:15} \]

// low
\[ d_{32:63} \leftarrow a_{32:47} \times_{\text{ui}} b_{32:47} \]

// update accumulator
if \( A = 1 \) then \[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

The corresponding even-numbered half-word unsigned integer elements in parameters \( a \) and \( b \) are multiplied. The two 32-bit products are placed into the corresponding words of parameter \( d \).

If \( A = 1 \), the result in parameter \( d \) is also placed into the accumulator.

---

**Figure 3-116. Vector Multiply Half Words, Even, Unsigned, Modulo, Integer (to Accumulator) (__ev_mheumi)**

**Table 3-116. Vector Multiply Half Words, Even, Unsigned, Modulo, Integer (to Accumulator) (__ev_mheumi)**

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>( A = 0 )</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmheumi d,a,b</td>
</tr>
<tr>
<td>( A = 1 )</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmheumia d,a,b</td>
</tr>
</tbody>
</table>
__ev_mheumfaaw
Vector Multiply Half Words, Even, Unsigned, Modulo, Fractional and Accumulate into Words

d = __ev_mheumfaaw (a,b)

// high
temp0:31 ← a0:15 ×ui b0:15
d0:31 ← ACC0:31 + temp0:31
// low
temp1:31 ← a32:47 ×ui b32:47
d32:63 ← ACC32:63 + temp1:31
// update accumulator
ACC0:63 ← d0:63

For each word element in the accumulator, the corresponding even-numbered half word elements in parameters a and b are multiplied. Each intermediate product is added to the contents of the corresponding accumulator words, and the sums are placed into the corresponding parameter d and accumulator words.

Other registers altered: ACC

Figure 3-117. Even Form of Vector Half-Word Multiply (__ev_mheumfaaw)
__ev_mheumiaaw

Vector Multiply Half Words, Even, Unsigned, Modulo, Integer and Accumulate into Words

d = __ev_mheumiaaw (a,b)

// high
\[ \text{temp0:31} \leftarrow a_{0:15} \times_{ui} b_{0:15} \]
\[ d_{0:31} \leftarrow \text{ACC}_{0:31} + \text{temp0:31} \]

// low
\[ \text{temp0:31} \leftarrow a_{32:47} \times_{ui} b_{32:47} \]
\[ d_{32:63} \leftarrow \text{ACC}_{32:63} + \text{temp0:31} \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

For each word element in the accumulator, the corresponding even-numbered half-word unsigned integer elements in parameters a and b are multiplied. Each intermediate product is added to the contents of the corresponding accumulator words, and the sums are placed into the corresponding parameter d and accumulator words.

Other registers altered: ACC

Figure 3-118. Even Form of Vector Half-Word Multiply (__ev_mheumiaaw)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmheumiaaw d,a,b</td>
</tr>
</tbody>
</table>
**__ev_mheumfanw**

Vector Multiply Half Words, Even, Unsigned, Modulo, Fractional and Accumulate Negative into Words

\[ d = \text{__ev_mheumfanw}\ (a,b) \]

// high
\[
\text{temp0:31} \leftarrow a_{0:15} \times u\ b_{0:15} \\
d_{0:31} \leftarrow \text{ACC}_{0:31} - \text{temp0:31}
\]

// low
\[
\text{temp1:31} \leftarrow a_{32:47} \times u\ b_{32:47} \\
d_{32:63} \leftarrow \text{ACC}_{32:63} - \text{temp1:31}
\]
// update accumulator
\[
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

For each word element in the accumulator, the corresponding even-numbered half word elements in parameters a and b are multiplied. Each intermediate product is subtracted from the contents of the corresponding accumulator words. The differences are placed into the corresponding parameter d and accumulator words.

Other registers altered: ACC

![Diagram of __ev_mheumfanw](image)

**Figure 3-119. Even Form of Vector Half-Word Multiply (__ev_mheumfanw)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmheumianw d,a,b</td>
</tr>
</tbody>
</table>
__ev_mheumianw __ev_mheumianw
Vector Multiply Half Words, Even, Unsigned, Modulo, Integer and Accumulate Negative into Words

\[
d = \_\_ev\_mheumianw (a,b)
\]

```c
// high
temp0:31 ← a0:15 \times_{ui} b0:15
d0:31 ← ACC0:31 - temp0:31

// low
temp0:31 ← a32:47 \times_{ui} b32:47
d32:63 ← ACC32:63 - temp0:31

// update accumulator
ACC0:63 ← d0:63
```

For each word element in the accumulator, the corresponding even-numbered half-word unsigned integer elements in parameters a and b are multiplied. Each intermediate product is subtracted from the contents of the corresponding accumulator words. The differences are placed into the corresponding parameter d and accumulator words.

Other registers altered: ACC

![Diagram](image.png)

**Figure 3-120. Even Form of Vector Half-Word Multiply (__ev_mheumianw)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmheumianw d,a,b</td>
</tr>
</tbody>
</table>
__ev_mheusfaaw

Vector Multiply Half Words, Even, Unsigned, Saturate, Fractional and Accumulate into Words

\[ d = __ev_mheusfaaw (a, b) \]

\[
\begin{align*}
&\text{high} \\
&\text{temp0}_0:31 \leftarrow a_{0:15} \times_u b_{0:15} \\
&\text{temp0}_0:63 \leftarrow \text{EXTZ}(\text{ACC}_0:31) + \text{EXTZ}(\text{temp0}_0:31) \\
&\text{if } \text{temp0}_0:31 = 1 \\
&\hspace{1em} d_0:31 \leftarrow 0xFFFF_FFFF //\text{overflow} \\
&\hspace{1em} \text{ovh} \leftarrow 1 \\
&\text{else} \\
&\hspace{1em} d_0:31 \leftarrow \text{temp0}_3:63 \\
&\hspace{1em} \text{ovh} \leftarrow 0 \\
&\text{low} \\
&\text{temp1}_0:31 \leftarrow a_{32:47} \times_u b_{32:47} \\
&\text{temp1}_0:63 \leftarrow \text{EXTZ}(\text{ACC}_32:63) + \text{EXTZ}(\text{temp1}_0:31) \\
&\text{if } \text{temp1}_0:31 = 1 \\
&\hspace{1em} d_{32}:63 \leftarrow 0xFFFF_FFFF //\text{overflow} \\
&\hspace{1em} \text{ovl} \leftarrow 1 \\
&\text{else} \\
&\hspace{1em} d_{32}:63 \leftarrow \text{temp1}_3:63 \\
&\hspace{1em} \text{ovl} \leftarrow 0 \\
&\text{update accumulator} \\
&\text{ACC}_0:63 \leftarrow d_0:63 \\
&\text{update SPEFSCR} \\
&\text{SPEFSCR}_{\text{OVH}} \leftarrow \text{ovh} \\
&\text{SPEFSCR}_{\text{OV}} \leftarrow \text{ovl} \\
&\text{SPEFSCR}_{\text{SOVH}} \leftarrow \text{SPEFSCR}_{\text{SOV}} | \text{ovh} \\
&\text{SPEFSCR}_{\text{SOV}} \leftarrow \text{SPEFSCR}_{\text{SOV}} | \text{ovl}
\end{align*}
\]

For each word element in the accumulator, corresponding even-numbered half word elements in parameters a and b are multiplied. Each product is added to the contents of the corresponding accumulator words. If a sum overflows, 0xFFFF_FFFF is placed into the corresponding parameter d and accumulator words. Otherwise, the intermediate sums are placed there.

Overflow information is recorded in SPEFSCR overflow and summary overflow bits.

Other registers altered: SPEFSCR ACC
**Figure 3-121. Even Form of Vector Half-Word Multiply (\texttt{__ev_mheusfaaw})**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{evmheusiaaw d,a,b}</td>
</tr>
</tbody>
</table>
__ev_mheusiaaw

Vector Multiply Half Words, Even, Unsigned, Saturate, Integer and Accumulate into Words

d = __ev_mheusiaaw (a,b)

```
// high
temp0:31 ← a0:15 × ui b0:15
temp0:63 ← EXTZ(ACC0:31) + EXTZ(temp0:31)
.ovh ← temp31
.d0:31 ← SATURATE(.ovh, 0, 0xFFFF_FFFF, 0xFFFF_FFFF, temp32:63)

// low
 temp0:31 ← a32:47 × ui b32:47
  temp0:63 ← EXTZ(ACC32:63) + EXTZ(temp0:31)
.vhl ← temp31
.d32:63 ← SATURATE(.vhl, 0, 0xFFFF_FFFF, 0xFFFF_FFFF, temp32:63)

// update accumulator
ACC0:63 ← .d0:63

// update SPEFSCR
SPEFSCR.OV ← .ovh
SPEFSCR.OVH ← .ovl
SPEFSCR.OV ← SPEFSCR.OVH | .ovh
SPEFSCR.OVH ← SPEFSCR.OVH | .ovl
```

For each word element in the accumulator, corresponding even-numbered half-word unsigned integer elements in parameters a and b are multiplied, producing a 32-bit product. Each 32-bit product is then added to the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow from the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC

![Diagram of vector half-word multiply](image)

Figure 3-122. Even Form of Vector Half-Word Multiply (__ev_mheusiaaw)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmheusiaaw d,a,b</td>
</tr>
</tbody>
</table>
SPE Operations

___ev_mheusfanw___ev_mheusfanw
Vector Multiply Half Words, Even, Unsigned, Saturate, Fractional and Accumulate Negative into Words

d = ___ev_mheusfanw (a,b)

```
// high
temp0:31 ← a0:15 ×ui b0:15
temp0:63 ← EXTZ(ACC0:31) - EXTZ(temp0:31)
if temp031 = 1
    d0:31 ← 0xFFFF_FFFF //overflow
    ovh ← 1
else
    d0:31 ← temp032:63
    ovh ← 0
//low
temp1:31 ← a32:47 ×ui b32:47
temp1:63 ← EXTZ(ACC32:63) - EXTZ(temp1:31)
if temp131 = 1
    d32:63 ← 0xFFFF_FFFF //overflow
    ovl ← 1
else
    d32:63 ← temp132:63
    ovl ← 0
// update accumulator
ACC0:63 ← d0:63
// update SPEFSCR
SPEFSCR_OVH ← ovh
SPEFSCR_OV ← ovl
SPEFSCR_SOVH ← SPEFSCR_SOVH | ovh
SPEFSCR_SOV ← SPEFSCR_SOV | ovl
```

For each word element in the accumulator, corresponding even-numbered half word elements in parameters a and b are multiplied. Each product is subtracted from the contents of the corresponding accumulator words. If a result overflows, 0xFFFF_FFFF is placed into the corresponding parameter d and accumulator words. Otherwise, the intermediate results are placed there.

Overflow information is recorded in SPEFSCR overflow and summary overflow bits.

Other registers altered: SPEFSCR ACC
**Figure 3-123. Even Form of Vector Half-Word Multiply (__ev_mheusfanw)**

<table>
<thead>
<tr>
<th></th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmheusianw d,a,b</td>
</tr>
</tbody>
</table>

Intermediate product

Accumulator

d and accumulator
**_ev_mheusianw**  
Vector Multiply Half Words, Even, Unsigned, Saturate, Integer and Accumulate Negative into Words

\[ d = \_ev\_mheusianw\ (a, b) \]

// high
\[
\text{temp}\_0:31 \leftarrow a_{0:15} \times u_i \ b_{0:15} \\
\text{temp}\_0:63 \leftarrow \text{EXTZ} (\text{ACC}\_0:31) - \text{EXTZ}(\text{temp}\_0:31) \\
\text{ovh} \leftarrow \text{temp}\_31 \\
\text{d}\_0:31 \leftarrow \text{SATURATE} (\text{ovh}, 0, 0x0000_0000, 0x0000_0000, \text{temp}\_32:63)
\]

// low
\[
\text{temp}\_0:31 \leftarrow a_{32:47} \times u_i \ b_{32:47} \\
\text{temp}\_0:63 \leftarrow \text{EXTZ} (\text{ACC}\_32:63) - \text{EXTZ}(\text{temp}\_0:31) \\
\text{ovl} \leftarrow \text{temp}\_31 \\
\text{d}\_32:63 \leftarrow \text{SATURATE} (\text{ovl}, 0, 0x0000_0000, 0x0000_0000, \text{temp}\_32:63)
\]

// update accumulator
\[
\text{ACC}\_0:63 \leftarrow \text{d}\_0:63
\]

// update SPEFSCR
\[
\text{SPEFSCR}_{OVH} \leftarrow \text{ovh} \\
\text{SPEFSCR}_{OV} \leftarrow \text{ovl} \\
\text{SPEFSCR}_{SOVH} \leftarrow \text{SPEFSCR}_{SOVH} | \text{ovh} \\
\text{SPEFSCR}_{SOV} \leftarrow \text{SPEFSCR}_{SOV} | \text{ovl}
\]

For each word element in the accumulator, corresponding even-numbered half-word unsigned integer elements in parameters a and b are multiplied, producing a 32-bit product. Each 32-bit product is then subtracted from the corresponding word in the accumulator, saturating if underflow occurs, and the result is placed in parameter d and the accumulator.

If there is an underflow from the subtraction, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC

![Diagram](image-url)

**Figure 3-124. Even Form of Vector Half-Word Multiply (**_ev_mheusianw**)**
Vector Multiply Half Words, Odd, Guarded, Signed, Modulo, Fractional and Accumulate

d = __ev_mhogsmfaa (a, b)

\[ \text{temp0:31} \leftarrow a_{48:63} \times \text{sf } b_{48:63} \]
\[ \text{temp0:63} \leftarrow \text{EXTS}(\text{temp0:31}) \]
\[ d_{63} \leftarrow \text{ACC}_{63} + \text{temp0:63} \]

// update accumulator
\[ \text{ACC}_{63} \leftarrow d_{63} \]

The corresponding low odd-numbered half-word signed fractional elements in parameters a and b are multiplied. The intermediate product is sign-extended to 64 bits and added to the contents of the 64-bit accumulator. This result is placed into parameter d and into the accumulator.

**NOTE**

This sum is a modulo sum. Neither overflow check nor saturation is performed. If an overflow from the 64-bit sum occurs, it is not recorded into the SPEFSCR.

Figure 3-125. __ev_mhogsmfaa (Odd Form)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhogsmfaa d,a,b</td>
</tr>
</tbody>
</table>
**_ev_mhogsmfan**

Vector Multiply Half Words, Odd, Guarded, Signed, Modulo, Fractional and Accumulate Negative

\[
d = \_ev\_mhogsmfan\ (a,b)
\]

```
\[
temp_{0:31} \leftarrow a_{48:63} \times_{\text{sf}} b_{48:63}

temp_{0:63} \leftarrow \text{EXTS}(temp_{0:31})

d_{0:63} \leftarrow \text{ACC}_{0:63} - temp_{0:63}

// update accumulator
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]
```

The corresponding low odd-numbered half-word signed fractional elements in parameters \(a\) and \(b\) are multiplied. The intermediate product is sign-extended to 64 bits and subtracted from the contents of the 64-bit accumulator. This result is placed into parameter \(d\) and into the accumulator.

**NOTE**

This difference is a modulo difference. Neither overflow check nor saturation is performed. Any overflow of the 64-bit difference is not recorded into the SPEFSCR.

---

**Figure 3-126. _ev_mhogsmfan (Odd Form)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evmhogsmfan d,a,b</td>
</tr>
</tbody>
</table>
__ev_mhogsmiaa

Vector Multiply Half Words, Odd, Guarded, Signed, Modulo, Integer and Accumulate

d = __ev_mhogsmiaa (a,b)

temp0:31 ← a₄₈:₆₃ ×ₜ₆ b₄₈:₆₃
temp0:₆₃ ← EXTŠ(temp0:₃₁)
dₐ:₆₃ ← ACCₐ:₆₃ + tempₐ:₆₃
// update accumulator
ACCₐ:₆₃ ← dₐ:₆₃

The corresponding low odd-numbered half-word signed integer elements in parameters a and b are multiplied. The intermediate product is sign-extended to 64 bits and added to the contents of the 64-bit accumulator. This sum is placed into parameter d and into the accumulator.

**NOTE**

This sum is a modulo sum. Neither overflow check nor saturation is performed. An overflow from the 64-bit sum, if one occurs, is not recorded into the SPEFSCR.

![Diagram of __ev_mhogsmiaa (Odd Form)](image)

**Figure 3-127. __ev_mhogsmiaa (Odd Form)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>--ev64_opaque</td>
<td>--ev64_opaque</td>
<td>--ev64_opaque</td>
<td>evmhogsmiaa d,a,b</td>
</tr>
</tbody>
</table>
**__ev_mhogsmian__**

Vector Multiply Half Words, Odd, Guarded, Signed, Modulo, Integer and Accumulate Negative

\[ d = \text{__ev_mhogsmian\ (a,b)} \]

\[
\begin{align*}
\text{temp}_{0:31} & \leftarrow a_{48:63} \times b_{48:63} \\
\text{temp}_{0:63} & \leftarrow \text{EXTS}\ (\text{temp}_{0:31}) \\
d_{0:63} & \leftarrow \text{ACC}_{0:63} - \text{temp}_{0:63} \\
// \text{update accumulator} \\
\text{ACC}_{0:63} & \leftarrow d_{0:63}
\end{align*}
\]

The corresponding low odd-numbered half-word signed integer elements in parameters a and b are multiplied. The intermediate product is sign-extended to 64 bits and subtracted from the contents of the 64-bit accumulator. This result is placed into parameter d and into the accumulator.

**NOTE**

This difference is a modulo difference. Neither overflow check nor saturation is performed. Any overflow of the 64-bit difference is not recorded into the SPEFSCR.

---

**Figure 3-128. __ev_mhogsmian\ (Odd Form)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhogsmian d,a,b</td>
</tr>
</tbody>
</table>
__ev_mhogumfaa __ev_mhogumfaa
Vector Multiply Half Words, Odd, Guarded, Unsigned, Modulo, Fractional and Accumulate

\[ d = \text{__ev_mhogumfaa} (a,b) \]

\[ \text{temp0:31} \leftarrow a_{48:63} \times u\text{ui} b_{48:63} \]
\[ \text{temp0:63} \leftarrow \text{EXTZ}(\text{temp0:31}) \]
\[ d_{0:63} \leftarrow \text{ACC}_{0:63} + \text{temp0:63} \]
// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

The corresponding low odd-numbered half word elements in parameters \( a \) and \( b \) are multiplied. The intermediate product is zero-extended to 64 bits and added to the contents of the 64-bit accumulator. This sum is placed into parameter \( d \) and into the accumulator.

\[ \text{NOTE} \]
This sum is a modulo sum. Neither overflow check nor saturation is performed. An overflow from the 64-bit sum, if one occurs, is not recorded into the SPEFSCR.

**Figure 3-129. __ev_mhogumfaa (Odd Form)**
**__ev_mhogumiaa__**

Vector Multiply Half Words, Odd, Guarded, Unsigned, Modulo, Integer and Accumulate

d = __ev_mhogumiaa (a,b)

\[
\begin{align*}
temp_{0:31} &\leftarrow a_{48:63} \times ui b_{48:63} \\
temp_{0:63} &\leftarrow EXTZ(temp_{0:31}) \\
d_{0:63} &\leftarrow ACC_{0:63} + temp_{0:63} \\
&// update accumulator \\
ACC_{0:63} &\leftarrow d_{0:63}
\end{align*}
\]

The corresponding low odd-numbered half-word unsigned integer elements in parameters a and b are multiplied. The intermediate product is zero-extended to 64 bits and added to the contents of the 64-bit accumulator. This sum is placed into parameter d and into the accumulator.

**NOTE**

This sum is a modulo sum. Neither overflow check nor saturation is performed. An overflow from the 64-bit sum, if one occurs, is not recorded into the SPEFSCR.

![Figure 3-130. __ev_mhogumiaa (Odd Form)](image)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhogumiaa d,a,b</td>
</tr>
</tbody>
</table>
**__ev_mhogumfan**

Vector Multiply Half Words, Odd, Guarded, Unsigned, Modulo, Fractional and Accumulate Negative

\[
d = \text{__ev_mhogumfan} (a, b)
\]

\[
\begin{align*}
temp_{0:31} & \leftarrow a_{48:63} \times_{ui} b_{48:63} \\
temp_{0:63} & \leftarrow \text{EXTZ}(temp_{0:31}) \\
d_{0:63} & \leftarrow ACC_{0:63} - temp_{0:63} \\
& /\!\!/ \text{update accumulator} \\
ACC_{0:63} & \leftarrow d_{0:63}
\end{align*}
\]

The corresponding low odd-numbered half word elements in parameters a and b are multiplied. The intermediate product is zero-extended to 64 bits and subtracted from the contents of the 64-bit accumulator. This result is placed into parameter d and into the accumulator.

**NOTE**

This difference is a modulo difference. Neither overflow check nor saturation is performed. Overflow of the 64-bit difference is not recorded into the SPEFSCR.

---

**Figure 3-131. __ev_mhogumfan (Odd Form)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
</tr>
</tbody>
</table>
**__ev_mhogumian**  
Vector Multiply Half Words, Odd, Guarded, Unsigned, Modulo, Integer and Accumulate Negative

\[
d = \text{__ev_mhogumian}\ (a, b)
\]

\[
\begin{align*}
\text{temp}_{0:31} & \leftarrow a_{48:63} \times_{\text{ui}} b_{48:63} \\
\text{temp}_{0:63} & \leftarrow \text{EXTZ}(\text{temp}_{0:31}) \\
d_{0:63} & \leftarrow \text{ACC}_{0:63} - \text{temp}_{0:63} \\
// & \text{ update accumulator} \\
\text{ACC}_{0:63} & \leftarrow d_{0:63}
\end{align*}
\]

The corresponding low odd-numbered half-word unsigned integer elements in parameters \(a\) and \(b\) are multiplied. The intermediate product is zero-extended to 64 bits and subtracted from the contents of the 64-bit accumulator. This result is placed into parameter \(d\) and into the accumulator.

**NOTE**

This difference is a modulo difference. Neither overflow check nor saturation is performed. Any overflow of the 64-bit difference is not recorded into the SPEFSCR.

![Figure 3-132. __ev_mhogumian (Odd Form)](image)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evmhogumian d,a,b</td>
</tr>
</tbody>
</table>
_ev_mhosmfa

Vector Multiply Half Words, Odd, Signed, Modulo, Fractional (to Accumulator)

\[ d = \text{__ev_mhosmfa} (a,b) \] (A = 1)

\[
\begin{align*}
\text{d} &= \frac{a_{16:31} \times b_{16:31}}{} \\
\text{d} &= \frac{a_{48:63} \times b_{48:63}}{}
\end{align*}
\]

The corresponding odd-numbered, half-word signed fractional elements in parameters a and b are multiplied. Each product is placed into the corresponding words of parameter d.

If \( A = 1 \), the result in parameter d is also placed into the accumulator.

Other registers altered: ACC (if \( A = 1 \))

![Diagram showing the process of vector multiplication](image)

Figure 3-133. Vector Multiply Half Words, Odd, Signed, Modulo, Fractional (to Accumulator) (\text{__ev_mhosmfa})

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64Opaque</td>
<td>__ev64Opaque</td>
<td>__ev64Opaque</td>
<td>evmhosmfd,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64Opaque</td>
<td>__ev64Opaque</td>
<td>__ev64Opaque</td>
<td>evmhosmfa d,a,b</td>
</tr>
</tbody>
</table>
__ev_mhosmfaaw __ev_mhosmfaaw

Vector Multiply Half Words, Odd, Signed, Modulo, Fractional and Accumulate into Words

d = __ev_mhosmfaaw (a,b)

// high
temp0:31 ← a16:31 ×sf b16:31
d0:31 ← ACC0:31 + temp0:31

// low
temp0:31 ← a48:63 ×sf b48:63
d32:63 ← ACC32:63 + temp0:31

// update accumulator
ACC0:63 ← d0:63

For each word element in the accumulator, the corresponding odd-numbered half-word signed fractional elements in parameters a and b are multiplied. The 32 bits of each intermediate product is added to the contents of the corresponding accumulator word, and the results are placed into the corresponding parameter d words and into the accumulator.

Other registers altered: ACC

Figure 3-134. Odd Form of Vector Half-Word Multiply (__ev_mhosmfaaw)
__ev_mhosmfanw

Vector Multiply Half Words, Odd, Signed, Modulo, Fractional and Accumulate Negative into Words

d = __ev_mhosmfanw (a,b)

// high
temp0:31 ← a\textunderscore{16:31} \times b\textunderscore{16:31}
d0:31 ← ACC\textunderscore{0:31} - temp0:31

// low
temp0:31 ← a\textunderscore{48:63} \times b\textunderscore{48:63}
d32:63 ← ACC\textunderscore{32:63} - temp0:31

// update accumulator
ACC\textunderscore{0:63} ← d0:63

For each word element in the accumulator, the corresponding odd-numbered half-word signed fractional elements in parameters a and b are multiplied. The 32 bits of each intermediate product is subtracted from the contents of the corresponding accumulator word. The word and the results are placed into the corresponding parameter d word and into the accumulator.

Other registers altered: ACC

Figure 3-135. Odd Form of Vector Half-Word Multiply (__ev_mhosmfanw)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhosmfanw d,a,b</td>
</tr>
</tbody>
</table>
__ev_mhosmi

Vector Multiply Half Words, Odd, Signed, Modulo, Integer (to Accumulator)

\[
\begin{align*}
    d &= \text{__ev_mhosmi} (a,b) \quad (A = 0) \\
    d &= \text{__ev_mhosmia} (a,b) \quad (A = 1)
\end{align*}
\]

\[
\begin{align*}
    \text{// high} \\
    d_{0:31} & \leftarrow a_{16:31} \times b_{16:31} \\
    \text{// low} \\
    d_{32:63} & \leftarrow a_{48:63} \times b_{48:63}
\end{align*}
\]

\[
\text{// update accumulator} \\
\text{if } A = 1, \text{ then } ACC_{0:63} \leftarrow d_{0:63}
\]

The corresponding odd-numbered half-word signed integer elements in parameters a and b are multiplied. The two 32-bit products are placed into the corresponding words of parameter d.

If \( A = 1 \), the result in parameter d is also placed into the accumulator.

Other registers altered: ACC (if \( A = 1 \))

Figure 3-136. Vector Multiply Half Words, Odd, Signed, Modulo, Integer (to Accumulator) (\texttt{__ev_mhosmi})

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>\text{__ev64_opaque}</td>
<td>\text{__ev64_opaque}</td>
<td>\text{__ev64_opaque}</td>
<td>\text{evmhosmi }d,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>\text{__ev64_opaque}</td>
<td>\text{__ev64_opaque}</td>
<td>\text{__ev64_opaque}</td>
<td>\text{evmhosmia }d,a,b</td>
</tr>
</tbody>
</table>
__ev_mhosmiaaw

Vector Multiply Half Words, Odd, Signed, Modulo, Integer and Accumulate into Words

d = __ev_mhosmiaaw (a,b)

// high
temp0:31 ← a16:31 × si b16:31
d0:31 ← ACC0:31 + temp0:31

// low
temp0:31 ← a48:63 × si b48:63
d32:63 ← ACC32:63 + temp0:31

// update accumulator
ACC0:63 ← d0:63

For each word element in the accumulator, the corresponding odd-numbered half-word signed integer elements in parameters a and b are multiplied. Each intermediate 32-bit product is added to the contents of the corresponding accumulator word and the results are placed into the corresponding parameter d words and into the accumulator.

Other registers altered: ACC

Figure 3-137. Odd Form of Vector Half-Word Multiply (__ev_mhosmiaaw)
**__ev_mhosmianw  __ev_mhosmianw**

**Vector Multiply Half Words, Odd, Signed, Modulo, Integer and Accumulate Negative into Words**

\[ d = __ev_mhosmianw\ (a,b) \]

```plaintext
// high
temp0:31 ← a16:31 ×si b16:31
d0:31 ← ACC0:31 - temp0:31

// low
temp0:31 ← a48:63 ×si b48:63
d32:63 ← ACC32:63 - temp0:31

// update accumulator
ACC0:63 ← d0:63
```

For each word element in the accumulator, the corresponding odd-numbered half-word signed integer elements in parameters \( a \) and \( b \) are multiplied. Each intermediate 32-bit product is subtracted from the contents of the corresponding accumulator word and the results are placed into the corresponding parameter \( d \) words and into the accumulator.

Other registers altered: ACC

---

**Figure 3-138. Odd Form of Vector Half-Word Multiply (**\( __ev\_mhosmianw \))**

---

**Maps to**

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>( __ev64_opaque )</td>
<td>( __ev64_opaque )</td>
<td>( __ev64_opaque )</td>
<td>( evmhosmianw\ d,a,b )</td>
</tr>
</tbody>
</table>
**__ev_mhossf**

Vector Multiply Half Words, Odd, Signed, Saturate, Fractional (to Accumulator)

\[ d = \text{__ev_mhossf} (a,b) \quad (A = 0) \]

\[ d = \text{__ev_mhossfa} (a,b) \quad (A = 1) \]

```c
// high
temp0:31 ← a16:31 ×sf b16:31
if (a16:31 = 0x8000) & (b16:31 = 0x8000) then
d0:31 ← 0x7FFF_FFFF //saturate
movh ← 1
else
d0:31 ← temp0:31
movh ← 0

// low
temp0:31 ← a48:63 ×sf b48:63
if (a48:63 = 0x8000) & (b48:63 = 0x8000) then
d32:63 ← 0x7FFF_FFFF //saturate
movl ← 1
else
d32:63 ← temp0:31
movl ← 0

// update accumulator
if A = 1 then ACC0:63 ← d0:63

// update SPEFSCR
SPEFSCRovh ← movh
SPEFSCRov ← movl
SPEFSCRsovh ← SPEFSCRsovh | movh
SPEFSCRsov ← SPEFSCRsov | movl
```

The corresponding odd-numbered half-word signed fractional elements in parameters a and b are multiplied. The 32 bits of each product are placed into the corresponding words of parameter d. If both inputs are -1.0, the result saturates to the largest positive signed fraction and the overflow and summary overflow bits are recorded in the SPEFSCR.

If \( A = 1 \), the result in parameter d is also placed into the accumulator.

Other registers altered: SPEFSCR
ACC (if \( A = 1 \))
Figure 3-139. Vector Multiply Half Words, Odd, Signed, Saturate, Fractional (to Accumulator) (__ev_mhossf)

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhosf d,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhosfa d,a,b</td>
</tr>
</tbody>
</table>

A = 0 __ev64_opaque __ev64_opaque __ev64_opaque evmhosf d,a,b
A = 1 __ev64_opaque __ev64_opaque __ev64_opaque evmhosfa d,a,b
__ev_mhossfaaw __ev_mhossfaaw
Vector Multiply Half Words, Odd, Signed, Saturate, Fractional and Accumulate into Words

d = __ev_mhossfaaw (a,b)

    // high
    temp0:31 ← a16:31 ×sf b16:31
    if (a16:31 = 0x8000) & (b16:31 = 0x8000) then
        temp0:31 ← 0x7FFF_FFFF //saturate
        movh ← 1
    else
        movh ← 0
    temp0:63 ← EXTS(ACC0:31) + EXTS(temp0:31)
    ovh ← (temp31 ⊕ temp32)
    d0:31 ← SATURATE(ovh, temp31, 0x8000_0000, 0x7FFF_FFFF, temp32:63)

    // low
    temp0:31 ← a48:63 ×sf b48:63
    if (a48:63 = 0x8000) & (b48:63 = 0x8000) then
        temp0:31 ← 0x7FFF_FFFF //saturate
        movl ← 1
    else
        movl ← 0
    temp0:63 ← EXTS(ACC32:63) + EXTS(temp0:31)
    ovl ← (temp31 ⊕ temp32)
    d32:63 ← SATURATE(ovl, temp31, 0x8000_0000, 0x7FFF_FFFF, temp32:63)

    // update accumulator
    ACC0:63 ← d0:63

    // update SPEFSCR
    SPEFSCR_OV ← movh
    SPEFSCR_OV ← movl
    SPEFSCR_OV ← SPEFSCR_OV | ovh | movh
    SPEFSCR_OV ← SPEFSCR_OV | ovl | movl

The corresponding odd-numbered half-word signed fractional elements in parameters a and b are multiplied, producing a 32-bit product. If both inputs are -1.0, the result saturates to 0x7FFF_FFFF. Each 32-bit product is then added to the corresponding word in the accumulator, saturating if overflow or underflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow or underflow from either the multiply or the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC
Figure 3-140. Odd Form of Vector Half-Word Multiply (__ev_mhossfaaw)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evmhosfaaw d,a,b</td>
</tr>
</tbody>
</table>
_ev_mhossfanw

Vector Multiply Half Words, Odd, Signed, Saturate, Fractional and Accumulate Negative into Words

\[ d = \text{__ev_mhossfanw} \ (a, b) \]

\[
\text{high}
\]
\[
\text{temp}_{0:31} \leftarrow a_{16:31} \times_{sf} b_{16:31}
\]
\[
\text{if } (a_{16:31} = 0x8000) \& (b_{16:31} = 0x8000) \text{ then}
\]
\[
\text{temp}_{0:31} \leftarrow 0x7FFF_{FFFF} \quad \text{// saturate}
\]
\[
\text{movh} \leftarrow 1
\]
\[
\text{else}
\]
\[
\text{movh} \leftarrow 0
\]
\[
\text{temp}_{0:31} \leftarrow \text{EXTS} (\text{ACC}_{0:31}) - \text{EXTS} (\text{temp}_{0:31})
\]
\[
\text{ovh} \leftarrow (\text{temp}_{31} \oplus \text{temp}_{32})
\]
\[
\text{d}_{0:31} \leftarrow \text{SATURATE} (\text{ovh}, \text{temp}_{31}, 0x8000_{0000}, 0x7FFF_{FFFF}, \text{temp}_{32:63})
\]

\[
\text{low}
\]
\[
\text{temp}_{0:31} \leftarrow a_{48:63} \times_{sf} b_{48:63}
\]
\[
\text{if } (a_{48:63} = 0x8000) \& (b_{48:63} = 0x8000) \text{ then}
\]
\[
\text{temp}_{0:31} \leftarrow 0x7FFF_{FFFF} \quad \text{// saturate}
\]
\[
\text{movl} \leftarrow 1
\]
\[
\text{else}
\]
\[
\text{movl} \leftarrow 0
\]
\[
\text{temp}_{0:31} \leftarrow \text{EXTS} (\text{ACC}_{32:63}) - \text{EXTS} (\text{temp}_{0:31})
\]
\[
\text{ovl} \leftarrow (\text{temp}_{31} \oplus \text{temp}_{32})
\]
\[
\text{d}_{32:63} \leftarrow \text{SATURATE} (\text{ovl}, \text{temp}_{31}, 0x8000_{0000}, 0x7FFF_{FFFF}, \text{temp}_{32:63})
\]

// update accumulator
\[
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

// update SPEFSCR
\[
\text{SPEFSRCROVH} \leftarrow \text{movh}
\]
\[
\text{SPEFSRCROV} \leftarrow \text{movl}
\]
\[
\text{SPEFSRCROVH} \leftarrow \text{SPEFSRCROVH} \mid \text{ovh} \mid \text{movh}
\]
\[
\text{SPEFSRCROV} \leftarrow \text{SPEFSRCROV} \mid \text{ovl} \mid \text{movl}
\]

The corresponding odd-numbered half-word signed fractional elements in parameters a and b are multiplied, producing a 32-bit product. If both inputs are -1.0, the result saturates to 0x7FFF_FFFF. Each 32-bit product is then subtracted from the corresponding word in the accumulator, saturating if overflow or underflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow or underflow from either the multiply or the subtraction, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC
Figure 3-141. Odd Form of Vector Half-Word Multiply (__ev_mhossfanw)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhosfanw d,a,b</td>
</tr>
</tbody>
</table>

Intermediate product
Accumulator
d and accumulator

Intermediate product
Accumulator
d and accumulator
__ev_mhossiaaw

Vector Multiply Half Words, Odd, Signed, Saturate, Integer and Accumulate into Words

d = __ev_mhossiaaw (a, b)

// high
temp0:31 ← a16:31 \times_{8i} b16:31
temp0:63 ← EXTS(ACC0:31) + EXTS(temp0:31)
ovah ← (temp31 \oplus temp32)
d0:31 ← SATURATE(ovah, temp31, 0x8000_0000, 0x7FFF_FFFF, temp32:63)

// low
temp0:31 ← a48:63 \times_{8i} b48:63
temp0:63 ← EXTS(ACC32:63) + EXTS(temp0:31)
olv ← (temp31 \oplus temp32)
d32:63 ← SATURATE(olv, temp31, 0x8000_0000, 0x7FFF_FFFF, temp32:63)

// update accumulator
ACC0:63 ← d0:63

// update SPEFSCR
SPEFSCR_ovh ← oveh
SPEFSCR_ovl ← ovl
SPEFSCR_SOVH ← SPEFSCR_SOVH | oveh
SPEFSCR_SOV ← SPEFSCR_SOV | ovl

The corresponding odd-numbered half-word signed integer elements in parameters a and b are multiplied, producing a 32-bit product. Each 32-bit product is then added to the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow or underflow from the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC

Figure 3-142. Odd Form of Vector Half-Word Multiply (__ev_mhossiaaw)
__ev_mhossianw

Vector Multiply Half Words, Odd, Signed, Saturate, Integer and Accumulate Negative into Words

d = __ev_mhossianw (a,b)

// high
temp0:31 ← a16:31 × s b16:31
temp0:63 ← EXTS(ACC0:31) - EXTS(temp0:31)
ovah ← (temp31 ⊕ temp32)
d0:31 ← SATURATE(ovah, temp31, 0x8000_0000, 0x7FFF_FFFF, temp32:63)

// low
temp0:31 ← a48:63 × s b48:63
temp0:63 ← EXTS(ACC32:63) - EXTS(temp0:31)
olv ← (temp31 ⊕ temp32)
d32:63 ← SATURATE(olv, temp31, 0x8000_0000, 0x7FFF_FFFF, temp32:63)

// update accumulator
ACC0:63 ← d0:63

// update SPEFSCR
SPEFSCR_OVH ← ovh
SPEFSCR_OV ← ovl
SPEFSCR_SOVH ← SPEFSCR_SOVH | ovh
SPEFSCR_SOV ← SPEFSCR_SOV | ovl

The corresponding odd-numbered half-word signed integer elements in parameter a and b are multiplied, producing a 32-bit product. Each 32-bit product is then subtracted from the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow or underflow from the subtraction, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC

Figure 3-143. Odd Form of Vector Half-Word Multiply (__ev_mhossianw)
__ev_mhoumf

Vector Multiply Half Words, Odd, Unsigned, Modulo, Fractional (to Accumulator)

\[
d = __ev_mhoumf \left( a, b \right) \quad (A = 0)
\]
\[
d = __ev_mhoumfa \left( a, b \right) \quad (A = 1)
\]

// high
d_{0:31} \leftarrow a_{16:31} \times_{ui} b_{16:31}
// low
d_{32:63} \leftarrow a_{48:63} \times_{ui} b_{48:63}
// update accumulator
\text{if } A = 1, \text{ ACC}_{0:63} \leftarrow d_{0:63}

The corresponding odd-numbered half-word elements in parameters \( a \) and \( b \) are multiplied. The two 32-bit products are placed into the corresponding words of parameter \( d \).

If \( A = 1 \), the result in parameter \( d \) is also placed into the accumulator.

Other registers altered: ACC (if \( A = 1 \))

```
\begin{array}{cccccccc}
0 & 15 & 16 & 31 & 32 & 47 & 48 & 63 \\
\hline a & \hline b & \hline & & X & & & & d \ (and \ accumulator \ if \ __ev_mhoumfa) \\
\end{array}
```

**Figure 3-144. Vector Multiply Half Words, Odd, Unsigned, Modulo, Fractional (to Accumulator) (**__ev_mhoumf**)**

<table>
<thead>
<tr>
<th>A</th>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evhmoumi ( d,a,b )</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evhmoumia ( d,a,b )</td>
</tr>
</tbody>
</table>
**__ev_mhoumi**

Vector Multiply Half Words, Odd, Unsigned, Modulo, Integer (to Accumulator)

\[ d = \text{__ev_mhoumi} (a, b) \]  
\[ d = \text{__ev_mhoumia} (a, b) \]

(A = 0)  
(A = 1)

// high
\[ d_{0:31} \leftarrow a_{16:31} \times_{ui} b_{16:31} \]
// low
\[ d_{32:63} \leftarrow a_{48:63} \times_{ui} b_{48:63} \]
// update accumulator
if A = 1, then ACC_{0:63} \leftarrow d_{0:63}

The corresponding odd-numbered half-word unsigned integer elements in parameters a and b are multiplied. The two 32-bit products are placed into the corresponding words of parameter d.

If A = 1, the result in parameter d is also placed into the accumulator.

Other registers altered: ACC (if A = 1)

![Figure 3-145. Vector Multiply Half Words, Odd, Unsigned, Modulo, Integer (to Accumulator) (__ev_mhoumi)](image)

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhoumi d,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhoumia d,a,b</td>
</tr>
</tbody>
</table>
__ev_mhoumfaaw

Vector Multiply Half Words, Odd, Unsigned, Modulo, Fractional and Accumulate into Words

\[ d = \text{__ev_mhoumfaaw} \left( a, b \right) \]

// high
\[ \text{temp}_0:31 \leftarrow a_{16:31} \times_{ui} b_{16:31} \]
\[ d_{0:31} \leftarrow \text{ACC}_{0:31} + \text{temp}_0:31 \]
// low
\[ \text{temp}_1:31 \leftarrow a_{48:63} \times_{ui} b_{48:63} \]
\[ d_{32:63} \leftarrow \text{ACC}_{32:63} + \text{temp}_1:31 \]
// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

For each word element in the accumulator, the corresponding odd-numbered half-word elements in parameters \( a \) and \( b \) are multiplied. Each intermediate product is added to the contents of the corresponding accumulator word. The sums are placed into the corresponding parameter \( d \) and accumulator words.

Other registers altered: ACC

---

**Figure 3-146. Odd Form of Vector Half-Word Multiply (__ev_mhoumfaaw)**

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evmhoumiaaw ( d,a,b )</td>
</tr>
</tbody>
</table>
**__ev_mhoumiaaw__**

**Vector Multiply Half Words, Odd, Unsigned, Modulo, Integer and Accumulate into Words**

\[ d = \text{__ev_mhoumiaaw}(a, b) \]

\[
\begin{align*}
\text{high} & \\
\text{temp0:31} & \leftarrow a_{16:31} \times u_i b_{16:31} \\
d_{0:31} & \leftarrow ACC_{0:31} + \text{temp0:31} \\
\text{low} & \\
\text{temp0:31} & \leftarrow a_{48:63} \times u_i b_{48:63} \\
d_{32:63} & \leftarrow ACC_{32:63} + \text{temp0:31} \\
\text{// update accumulator} & \\
\text{ACC}_{0:63} & \leftarrow d_{0:63}
\end{align*}
\]

For each word element in the accumulator, the corresponding odd-numbered half-word unsigned integer elements in parameters \( a \) and \( b \) are multiplied. Each intermediate product is added to the contents of the corresponding accumulator word. The sums are placed into the corresponding parameter \( d \) and accumulator words.

Other registers altered: ACC

**Figure 3-147. Odd Form of Vector Half-Word Multiply (\texttt{__ev_mhoumiaaw})**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>\texttt{ev64_opaque}</td>
<td>\texttt{ev64_opaque}</td>
<td>\texttt{ev64_opaque}</td>
<td>\texttt{evmhoumiaaw d,a,b}</td>
</tr>
</tbody>
</table>
**__ev_mhoumfanw**

Vector Multiply Half Words, Odd, Unsigned, Modulo, Fractional and Accumulate Negative into Words

\[ d = \text{__ev_mhoumfanw} (a,b) \]

// high
\[ \text{temp0:31} \leftarrow a_{0:15} \times \text{ui } b_{0:15} \]
\[ d_{0:31} \leftarrow \text{ACC0:31} - \text{temp0:31} \]

// low
\[ \text{temp1:31} \leftarrow a_{32:47} \times \text{ui } b_{32:47} \]
\[ d_{32:63} \leftarrow \text{ACC32:63} - \text{temp1:31} \]

// update accumulator
\[ \text{ACC0:63} \leftarrow d_{0:63} \]

For each word element in the accumulator, the corresponding odd-numbered half word elements in parameters a and b are multiplied. Each intermediate product is subtracted from the contents of the corresponding accumulator word. The results are placed into the corresponding parameter d and accumulator words.

Other registers altered: ACC

![Diagram showing the operation of __ev_mhoumfanw](image)

**Figure 3-148. Odd Form of Vector Half-Word Multiply (__ev_mhoumfanw)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
</tr>
</tbody>
</table>

Signal Processing Engine Auxiliary Processing Unit Programming Interface Manual, Rev. 0

Freescale Semiconductor
**__ev_mhoumianw**

Vector Multiply Half Words, Odd, Unsigned, Modulo, Integer and Accumulate Negative into Words

\[
d = \text{__ev_mhoumianw}(a,b)
\]

// high
\[
t_{0:31} \leftarrow a_{0:15} \times_{ui} b_{0:15}
d_{0:31} \leftarrow \text{ACC}_{0:31} - t_{0:31}
\]

// low
\[
t_{0:31} \leftarrow a_{32:47} \times_{ui} b_{32:47}
d_{32:63} \leftarrow \text{ACC}_{32:63} - t_{0:31}
\]

// update accumulator
\[
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

For each word element in the accumulator, the corresponding odd-numbered half-word unsigned integer elements in parameters \(a\) and \(b\) are multiplied. Each intermediate product is subtracted from the contents of the corresponding accumulator word. The results are placed into the corresponding parameter \(d\) and accumulator words.

Other registers altered: \(\text{ACC}\)

![Diagram](image)

**Figure 3-149. Odd Form of Vector Half-Word Multiply (**

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhoumianw (d,a,b)</td>
</tr>
</tbody>
</table>
__ev_mhousfaaw

Vector Multiply Half Words, Odd, Unsigned, Saturate, Fractional and Accumulate into Words

d = __ev_mhousfaaw (a,b)

// high
temp0:31 ← a16:31 ×ui b16:31
temp0:63 ← EXTZ(ACC0:31) + EXTZ(temp0:31)
if temp0:31 = 1
   d0:31 ← 0xFFFF_FFFF //overflow
   ovh ← 1
else
d0:31 ← temp0:32:63
ovh ← 0
//low
temp1:31 ← a48:63 ×ui b48:63
temp1:63 ← EXTZ(ACC32:63) + EXTZ(temp1:31)
if temp1:31 = 1
   d32:63 ← 0xFFFF_FFFF //overflow
   ovl ← 1
else
d32:63 ← temp1:32:63
ovl ← 0
// update accumulator
ACC:63 ← d0:63
// update SPEFSCR
SPEFSCR_OVH ← ovh
SPEFSCR_OV ← ovl
SPEFSCR_SOVH ← SPEFSCR_SOVH | ovh
SPEFSCR_SOV ← SPEFSCR_SOV | ovl

For each word element in the accumulator, the corresponding odd-numbered half word elements in parameters a and b are multiplied. Each product is added to the corresponding accumulator word contents. If a sum overflows, the appropriate saturation value is placed into the corresponding parameter d and accumulator words. Otherwise, the sums are placed there. The SPEFSCR records overflow or summary overflow information.

Other registers altered: SPEFSCR ACC
Figure 3-150. Odd Form of Vector Half Word Multiply (__ev_mhousfaaw)
__ev_mhousiaaw

Vector Multiply Half Words, Odd, Unsigned, Saturate, Integer and Accumulate into Words

d = __ev_mhousiaaw (a,b)

// high
temp0:31 ← a16:31 \times u_i b16:31
temp0:63 ← EXTZ(ACC0:31) + EXTZ(temp0:31)
ovh ← temp31
d0:31 ← SATURATE(ovh, 0, 0xFFFF_FFFF, 0xFFFF_FFFF, temp32:63)

// low
temp0:31 ← a48:63 \times u_i b48:63
temp0:63 ← EXTZ(ACC32:63) + EXTZ(temp0:31)
ovl ← temp31
d32:63 ← SATURATE(ovl, 0, 0xFFFF_FFFF, 0xFFFF_FFFF, temp32:63)

// update accumulator
ACC0:63 ← d0:63

// update SPEFSCR
SPEFSCR_OVH ← ovh
SPEFSCR_OV ← ovl
SPEFSCR_SOVH ← SPEFSCR_SOVH | ovh
SPEFSCR_SOV ← SPEFSCR_SOV | ovl

For each word element in the accumulator, corresponding odd-numbered half-word unsigned integer elements in parameters a and b are multiplied, producing a 32-bit product. Each 32-bit product is then added to the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow from the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC
Figure 3-151. Odd Form of Vector Half Word Multiply (__ev_mhousiaaw)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhosiaaw d,a,b</td>
</tr>
</tbody>
</table>
__ev_mhousfanw

Vector Multiply Half Words, Odd, Unsigned, Saturate, Fractional and Accumulate Negative into Words

d = __ev_mhousfanw (a,b)

// high
temp0:31 ← a16:31 ×ui b16:31
temp0:63 ← EXTZ(ACC0:31) – EXTZ(temp0:31)
if temp0:31 = 1
  d0:31 ← 0xFFFF_FFFF //overflow
  ovh ← 1
else
  d0:31 ← temp0:32:63
  ovh ← 0
// low
temp1:31 ← a48:63 ×ui b48:63
temp1:63 ← EXTZ(ACC32:63) – EXTZ(temp1:31)
if temp1:31 = 1
  d32:63 ← 0xFFFF_FFFF //overflow
  ovl ← 1
else
  d32:63 ← temp1:32:63
  ovl ← 0
// update accumulator
ACC:63 ← d0:63
// update SPEFSCR
SPEFSCR_OVH ← ovh
SPEFSCR_OV ← ovl
SPEFSCR_SOVH ← SPEFSCR_SOVH | ovh
SPEFSCR_SOV ← SPEFSCR_SOV | ovl

For each word element in the accumulator, the corresponding odd-numbered half word elements in parameters a and b are multiplied. Each product is subtracted from the accumulator word contents. If a result overflows, the appropriate saturation value is placed into the corresponding parameter d and accumulator words. Otherwise, the sums are placed there. The SPEFSCR records overflow or summary overflow information.

Other registers altered: SPEFSCR ACC
Figure 3-152. Odd Form of Vector Half Word Multiply (__ev_mhousfanw)

<p>| | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>d</td>
<td>a</td>
<td>b</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhousianw d,a,b</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Intermediate product

Accumulator

d and accumulator
Vector Multiply Half Words, Odd, Unsigned, Saturate, Integer and Accumulate Negative into Words

d = __ev_mhousianw (a, b)

\[
\begin{align*}
&\text{// high} \\
temp0:31 &\leftarrow a_{16:31} \times b_{16:31} \\
temp0:63 &\leftarrow \text{EXTZ}(\text{ACC}_{0:31}) - \text{EXTZ}(\text{temp0:31}) \\
\text{ovh} &\leftarrow \text{temp31} \\
d_{0:31} &\leftarrow \text{SATURATE}(\text{ovh}, 0, 0, 0, \text{temp32:63}) \\
&\text{// low} \\
temp0:31 &\leftarrow a_{48:63} \times b_{48:63} \\
temp0:63 &\leftarrow \text{EXTZ}(\text{ACC}_{32:63}) - \text{EXTZ}(\text{temp0:31}) \\
\text{ovl} &\leftarrow \text{temp31} \\
d_{32:63} &\leftarrow \text{SATURATE}(\text{ovl}, 0, 0, 0, \text{temp32:63}) \\
&\text{// update accumulator} \\
\text{ACC}_{0:63} &\leftarrow d_{0:63} \\
&\text{// update SPEFSCR} \\
\text{SPEFSCR}_{OVH} &\leftarrow \text{ovh} \\
\text{SPEFSCR}_{OV} &\leftarrow \text{ovl} \\
\text{SPEFSCR}_{SOVH} &\leftarrow \text{SPEFSCR}_{SOV} \mid \text{ovh} \\
\text{SPEFSCR}_{SOV} &\leftarrow \text{SPEFSCR}_{SOV} \mid \text{ovl}
\end{align*}
\]

For each word element in the accumulator, corresponding odd-numbered half-word unsigned integer elements in parameters a and b are multiplied, producing a 32-bit product. Each 32-bit product is then subtracted from the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow from the subtraction, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC

![Figure 3-153. Odd Form of Vector Half Word Multiply (__ev_mhousianw)](image)
__ev_mra

Initialize Accumulator

d = __ev_mra (a)

\[
\begin{align*}
\text{ACC}_{0:63} & \leftarrow a_{0:63} \\
\text{d}_{0:63} & \leftarrow a_{0:63}
\end{align*}
\]

The contents of parameter a are written into the accumulator and copied into parameter d. This is the method for initializing the accumulator.

Other registers altered: ACC

![Diagram of initialization](image)

**Figure 3-154. Initialize Accumulator (__ev_mra)**
__ev_mwhsmf

Vector Multiply Word High Signed, Modulo, Fractional (to Accumulator)

\[
d = \text{__ev_mwhsmf} (a, b) \quad (A = 0)
\]

\[
d = \text{__ev_mwhsmfa} (a, b) \quad (A = 1)
\]

// high
\[
temp_{0:63} \leftarrow a_{0:31} \times_{\text{sf}} b_{0:31}
\]
\[
d_{0:31} \leftarrow temp_{0:31}
\]

// low
\[
temp_{0:63} \leftarrow a_{32:63} \times_{\text{sf}} b_{32:63}
\]
\[
d_{32:63} \leftarrow temp_{0:31}
\]

// update accumulator
\[
\text{if } A = 1 \text{ then } \text{ACC}_{0:63} \leftarrow d_{0:63}
\]

The corresponding word signed fractional elements in parameters a and b are multiplied, and bits 0–31 of the two products are placed into the two corresponding words of parameter d.

If \( A = 1 \), the result in parameter d is also placed into the accumulator.

Other registers altered: ACC (if \( A = 1 \))

\[
\begin{array}{cccc}
0 & 31 & 32 & 63 \\
a & b & \\
\text{Intermediate product} & \\
\end{array}
\]

If \( A = 1 \) and parameter d overflows, the result in the accumulator is truncated to 64 bits.

\[
\text{Maps to: } \text{evmwhsmdfa} d, a, b
\]

---

Figure 3-155. Vector Multiply Word High Signed, Modulo, Fractional (to Accumulator) (__ev_mwhsmf)
__ev_mwhsmi

Vector Multiply Word High Signed, Modulo, Integer (to Accumulator)

\[ d = \text{__ev}_m\text{whsmi} \ (a,b) \quad (A = 0) \]
\[ d = \text{__ev}_m\text{whsma} \ (a,b) \quad (A = 1) \]

// high
\[ \text{temp}_0:63 \leftarrow a_{0:31} \times b_{0:31} \]
\[ d_{0:31} \leftarrow \text{temp}_0:31 \]

// low
\[ \text{temp}_0:63 \leftarrow a_{32:63} \times b_{32:63} \]
\[ d_{32:63} \leftarrow \text{temp}_0:31 \]

// update accumulator
if \( A = 1 \) then \( \text{ACC}_{0:63} \leftarrow d_{0:63} \)

The corresponding word signed integer elements in parameters a and b are multiplied. Bits 0–31 of the two 64-bit products are placed into the two corresponding words of parameter d.

If \( A = 1 \), the result in parameter d is also placed into the accumulator.

Other registers altered: ACC (if \( A = 1 \))

![Diagram](image)

**Figure 3-156. Vector Multiply Word High Signed, Modulo, Integer (to Accumulator) (__ev_mwhsmi)**

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evmwhsmi d,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evmwhsma d,a,b</td>
</tr>
</tbody>
</table>
__ev_mwhssf __ev_mwhssf
Vector Multiply Word High Signed, Saturate, Fractional (to Accumulator)

\[
\begin{align*}
\text{d} &= \text{__ev_mwhssf (a,b)} & (A = 0) \\
\text{d} &= \text{__ev_mwhssfa (a,b)} & (A = 1)
\end{align*}
\]

// high
\[
\begin{align*}
temp_{0:63} &\leftarrow a_{0:31} \times_{\text{sf}} b_{0:31} \\
\text{if } (a_{0:31} = 0x8000_0000) \text{ & } (b_{0:31} = 0x8000_0000) \text{ then} \\
& d_{0:31} \leftarrow 0x7FFF_FFFF \quad // \text{saturate} \\
& \text{movh } \leftarrow 1 \\
\text{else} \\
& d_{0:31} \leftarrow temp_{0:31} \\
& \text{movh } \leftarrow 0
\end{align*}
\]

// low
\[
\begin{align*}
temp_{0:63} &\leftarrow a_{32:63} \times_{\text{sf}} b_{32:63} \\
\text{if } (a_{32:63} = 0x8000_0000) \text{ & } (b_{32:63} = 0x8000_0000) \text{ then} \\
& d_{32:63} \leftarrow 0x7FFF_FFFF \quad // \text{saturate} \\
& \text{movl } \leftarrow 1 \\
\text{else} \\
& d_{32:63} \leftarrow temp_{0:31} \\
& \text{movl } \leftarrow 0
\end{align*}
\]

// update accumulator
\[
\text{if } A = 1 \text{ then } ACC_{0:63} \leftarrow d_{0:63}
\]

// update SPEFSCR
\[
\begin{align*}
\text{SPEFSCR}_{0VH} &\leftarrow \text{movh} \\
\text{SPEFSCR}_{0V} &\leftarrow \text{movl} \\
\text{SPEFSCR}_{SOVH} &\leftarrow \text{SPEFSCR}_{SOVH} | \text{movh} \\
\text{SPEFSCR}_{SOV} &\leftarrow \text{SPEFSCR}_{SOV} | \text{movl}
\end{align*}
\]

The corresponding word signed fractional elements in parameters a and b are multiplied. Bits 0–31 of each product are placed into the corresponding words of parameter d. If both inputs are -1.0, the result saturates to the largest positive signed fraction and the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC (if A = 1)
Figure 3-157. Vector Multiply Word High Signed, Saturate, Fractional (to Accumulator) (__ev_mwhssf)

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwhssf d,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwhssfa d,a,b</td>
</tr>
</tbody>
</table>

Intermediate product

A = 0 __ev64_opaque __ev64_opaque __ev64_opaque evmwhssf d,a,b
A = 1 __ev64_opaque __ev64_opaque __ev64_opaque evmwhssfa d,a,b
**__ev_mwhumf**  
Vector Multiply Word High Unsigned, Modulo, Fractional (to Accumulator)

\[
d = \text{__ev_mwhumf} \ a, b \quad \text{(A = 0)}
\]

\[
d = \text{__ev_mwhumfa} \ a, b \quad \text{(A = 1)}
\]

// high  
\[
temp0_{0:63} \leftarrow a_{0:31} \times \text{ui } b_{0:31}
\]
\[
d_{0:31} \leftarrow temp0_{0:31}
\]

// low  
\[
temp1_{0:63} \leftarrow a_{32:63} \times \text{ui } b_{32:63}
\]
\[
d_{32:63} \leftarrow temp1_{0:31}
\]

// update accumulator  
if A = 1, ACC0_{0:63} \leftarrow d_{0:63}

The corresponding word unsigned integer elements in parameters a and b are multiplied. Bits 0–31 of the two products are placed into the two corresponding words of parameter d.

If A = 1, the result in parameter d is also placed into the accumulator.

Other registers altered: ACC (if A = 1)

---

**Figure 3-158. Vector Multiply Word High Unsigned, Modulo, Integer (to Accumulator) (**__ev_mwhumfa**)**

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwhumi d,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwhumia d,a,b</td>
</tr>
</tbody>
</table>
**__ev_mwhumi**

Vector Multiply Word High Unsigned, Modulo, Integer (to Accumulator)

\[
\begin{align*}
    d &= \text{__ev_mwhumi} \ (a, b) \\
    d &= \text{__ev_mwhumia} \ (a, b)
\end{align*}
\]

(A = 0)  
(A = 1)

// high
\[
\text{temp}_{0:63} \leftarrow a_{0:31} \times u_i b_{0:31} \\
\text{d}_{0:31} \leftarrow \text{temp}_{0:31}
\]

// low
\[
\text{temp}_{0:63} \leftarrow a_{32:63} \times u_i b_{32:63} \\
\text{d}_{32:63} \leftarrow \text{temp}_{0:31}
\]

// update accumulator
\[
\text{if } A = 1, \ \text{ACC}_{0:63} \leftarrow \text{d}_{0:63}
\]

The corresponding word unsigned integer elements in parameters \(a\) and \(b\) are multiplied. Bits 0–31 of the two products are placed into the two corresponding words of parameter \(d\).

If \(A = 1\), the result in parameter \(d\) is also placed into the accumulator.

Other registers altered: ACC (if \(A = 1\))

---

**Figure 3-159. Vector Multiply Word High Unsigned, Modulo, Integer (to Accumulator) (**__ev_mwhumi**)**

**Table 3-159. Vector Multiply Word High Unsigned, Modulo, Integer (to Accumulator) (**__ev_mwhumi**)**

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evmwhumi (d,a,b)</td>
</tr>
</tbody>
</table>
Vector Multiply Word Low Signed, Modulo, Integer and Accumulate in Words

\[ d = \text{__ev_mwlsmiaaw}(a, b) \]

// high
\[
\text{temp}_{0:63} \leftarrow a_{0:31} \times_{si} b_{0:31} \\
d_{0:31} \leftarrow \text{ACC}_{0:31} + \text{temp}_{32:63}
\]

// low
\[
\text{temp}_{0:63} \leftarrow a_{32:63} \times_{si} b_{32:63} \\
d_{32:63} \leftarrow \text{ACC}_{32:63} + \text{temp}_{32:63}
\]

// update accumulator
\[
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

For each word element in the accumulator, the corresponding word signed integer elements in parameters \( a \) and \( b \) are multiplied. The least significant 32 bits of each intermediate product is added to the contents of the corresponding accumulator words, and the result is placed into parameter \( d \) and the accumulator.

Other registers altered: ACC

![Diagram of __ev_mwlsmiaaw](image)

**Figure 3-160. Vector Multiply Word Low Signed, Modulo, Integer and Accumulate in Words (__ev_mwlsmiaaw)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evmwlsmiaaw d,a,b</td>
</tr>
</tbody>
</table>
__ev_mwlsmianw

Vector Multiply Word Low Signed, Modulo, Integer and Accumulate Negative in Words

d = __ev_mwlsmianw (a,b)

// high
temp0:63 ← a0:31 × si b0:31
d0:31 ← ACC0:31 - temp32:63

// low
temp0:63 ← a32:63 × si b32:63
d32:63 ← ACC32:63 - temp32:63

// update accumulator
ACC0:63 ← d0:63

For each word element in the accumulator, the corresponding word elements in parameters a and b are multiplied. The least significant 32 bits of each intermediate product is subtracted from the contents of the corresponding accumulator words, and the result is placed in parameter d and the accumulator.

Other registers altered: ACC

![Diagram showing the operation of __ev_mwlsmianw](image)

**Figure 3-161. Vector Multiply Word Low Signed, Modulo, Integer and Accumulate Negative in Words (__ev_mwlsmianw)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwlsmfanw d,a,b</td>
</tr>
</tbody>
</table>
**__ev_mwlssiaaw__**

Vector Multiply Word Low Signed, Saturate, Integer and Accumulate in Words

d = __ev_mwlssiaaw (a,b)

```c
// high
temp0:63 ← a0:31 × si b0:31
temp0:63 ← EXTS(ACC0:31) + EXTS(temp32:63)
ovh ← {temp31 ⊕ temp32}
d0:31 ← SATURATE(ovh, temp31, 0x8000_0000, 0x7FFF_FFFF, temp32:63)

// low
temp0:63 ← a32:63 × si b32:63
temp0:63 ← EXTS(ACC32:63) + EXTS(temp32:63)
ovl ← {temp31 ⊕ temp32}
d32:63 ← SATURATE(ovl, temp31, 0x8000_0000, 0x7FFF_FFFF, temp32:63)

// update accumulator
ACC0:63 ← d0:63

// update SPEFSCR
SPEFSCR0VH ← ovh
SPEFSCR0V ← ovl
SPEFSCR0VH | ovh
SPEFSCR0V | ovl
```

The corresponding word signed integer elements in parameters a and b are multiplied, producing a 64-bit product. The least significant 32 bits of each product are then added to the corresponding word in the accumulator, saturating if overflow or underflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow or underflow from the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC

![Figure 3-162. Vector Multiply Word Low Signed, Saturate, Integer and Accumulate in Words (__ev_mwlssiaaw)](image_url)
The corresponding word signed integer elements in parameters a and b are multiplied, producing a 64-bit product. The least significant 32 bits of each product are then subtracted from the corresponding word in the accumulator, saturating if overflow or underflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow or underflow from the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC

---

**Figure 3-163. Vector Multiply Word Low Signed, Saturate, Integer and Accumulate Negative in Words (**\texttt{__ev\_mwlssianw}**)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{evmwlssianw d,a,b}</td>
</tr>
</tbody>
</table>
**___ev_mwlumi***

Vector Multiply Word Low Unsigned, Modulo, Integer

\[
d = ___ev_mwlumi (a,b)
\]

\[
d = ___ev_mwlumia (a,b)
\]

// high
\[
temp_{0:63} \leftarrow a_{0:31} \times_{ui} b_{0:31}
\]
\[
d_{0:31} \leftarrow temp_{32:63}
\]

// low
\[
temp_{0:63} \leftarrow a_{32:63} \times_{ui} b_{32:63}
\]
\[
d_{32:63} \leftarrow temp_{32:63}
\]

// update accumulator
If \( A = 1 \) then \( ACC_{0:63} \leftarrow d_{0:63} \)

The corresponding word unsigned integer elements in parameters \( a \) and \( b \) are multiplied. The least significant 32 bits of each product are placed into the two corresponding words of parameter \( d \).

**NOTE**

The least significant 32 bits of the product are independent of whether the word elements in parameters \( a \) and \( b \) are treated as signed or unsigned 32-bit integers.

If \( A = 1 \), the result in parameter \( d \) is also placed into the accumulator.

Other registers altered: ACC (if \( A = 1 \))

Note that \( evmwlumi \) and \( evmwlumia \) can be used for signed or unsigned integers.

![Figure 3-164. Vector Multiply Word Low Unsigned, Modulo, Integer (___ev_mwlumi)](image)

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>___ev64_opaque</td>
<td>___ev64_opaque</td>
<td>___ev64_opaque</td>
<td>evmwlumi d,a,b</td>
</tr>
<tr>
<td>___ev64_opaque</td>
<td>___ev64_opaque</td>
<td>___ev64_opaque</td>
<td>evmwlumia d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate in Words

\[ d = \text{__ev}_\text{mwlumiaaw} (a, b) \]

// high
\[
temp_{0:63} \leftarrow a_{0:31} \times_{\text{ui}} b_{0:31}
\]
\[
d_{0:31} \leftarrow \text{ACC}_{0:31} + \text{temp}_{32:63}
\]

// low
\[
temp_{0:63} \leftarrow a_{32:63} \times_{\text{ui}} b_{32:63}
\]
\[
d_{32:63} \leftarrow \text{ACC}_{32:63} + \text{temp}_{32:63}
\]

// update accumulator
\[
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

For each word element in the accumulator, the corresponding word unsigned integer elements in parameters a and b are multiplied. The least significant 32 bits of each product are added to the contents of the corresponding accumulator word, and the result is placed into the corresponding parameter d and accumulator word.

Other registers altered: ACC

**Figure 3-165. Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate in Words (**_ev_mwlumiaaw*)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
</tr>
</tbody>
</table>
__ev_mwlumianw

Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate Negative in Words

d = __ev_mwlumianw (a,b)

// high
temp0:63 ← a0:31 × ui b0:31
d0:31 ← ACC0:31 - temp32:63

// low
temp0:63 ← a32:63 × ui b32:63
d32:63 ← ACC32:63 - temp32:63

// update accumulator
ACC0:63 ← d0:63

For each word element in the accumulator, the corresponding word unsigned integer elements in parameters a and b are multiplied. The least significant 32 bits of each product are subtracted from the contents of the corresponding accumulator word, and the result is placed into parameter d and the accumulator.

Other registers altered: ACC

Figure 3-166. Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate Negative in Words (__ev_mwlumianw)
__ev_mwlusiaaw

Vector Multiply Word Low Unsigned, Saturate, Integer and Accumulate in Words

d = __ev_mwlusiaaw (a,b)

```c
// high
temp0:63 ← a0:31 \times ui b0:31
temp0:63 ← EXTZ(ACC0:31) + EXTZ(temp32:63)
ovh ← temp31
d0:31 ← SATURATE(ovh, 0, 0xFFFF_FFFF, 0xFFFF_FFFF, temp32:63)

// low
temp0:63 ← a32:63 \times ui b32:63
temp0:63 ← EXTZ(ACC32:63) + EXTZ(temp32:63)
olv ← temp31
d32:63 ← SATURATE(olv, 0, 0xFFFF_FFFF, 0xFFFF_FFFF, temp32:63)

// update accumulator
ACC0:63 ← d0:63

// update SPEFSCR
SPEFSCR0VH ← ovh
SPEFSCR0V ← ovl
SPEFSCR0VH ← SPEFSCR0VH | ovh
SPEFSCR0V ← SPEFSCR0V | ovl
```

For each word element in the accumulator, corresponding word unsigned integer elements in parameters a and b are multiplied, producing a 64-bit product. The least significant 32 bits of each product are then added to the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow from the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC

![Diagram](Figure 3-167. Vector Multiply Word Low Unsigned, Saturate, Integer and Accumulate in Words (__ev_mwlusiaaw))

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwlusiaaw d,a,b</td>
</tr>
</tbody>
</table>

Signal Processing Engine Auxiliary Processing Unit Programming Interface Manual, Rev. 0
__ev_mwlusianw
Vector Multiply Word Low Unsigned, Saturate, Integer and Accumulate Negative in Words

d = __ev_mwlusianw (a, b)

```c
// high
temp0:63 ← a31:0 × ui b31:0
temp0:63 ← EXTZ(ACC0:31) - EXTZ(temp32:63)
ovh ← temp31
d0:31 ← SATURATE(ovh, 0, 0x0000_0000, 0x0000_0000, temp32:63)

// low
temp0:63 ← a32:63 × ui b32:63
temp0:63 ← EXTZ(ACC32:63) - EXTZ(temp32:63)
ovl ← temp31
d32:63 ← SATURATE(ovl, 0, 0x0000_0000, 0x0000_0000, temp32:63)

// update accumulator
ACC0:63 ← d0:63

// update SPEFSCR
SPEFSCR_OVH ← ovh
SPEFSCR_OV ← ovl
SPEFSCR_SOVH ← SPEFSCR_SOVH | ovh
SPEFSCR_SOV ← SPEFSCR_SOV | ovl
```

For each word element in the accumulator, corresponding word unsigned integer elements in parameters a and b are multiplied, producing a 64-bit product. The least significant 32 bits of each product are then subtracted from the corresponding word in the accumulator, saturating if underflow occurs, and the result is placed in parameter d and the accumulator.

If there is an underflow from the subtraction, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC

![Diagram](image)

**Figure 3-168. Vector Multiply Word Low Unsigned, Saturate, Integer and Accumulate Negative in Words (__ev_mwlusianw)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwlusianw d,a,b</td>
</tr>
</tbody>
</table>
**SPE Operations**

__ev_mwsmf__

**Vector Multiply Word Signed, Modulo, Fractional (to Accumulator)**

\[
d = \text{__ev_mwsmf} (a,b) \quad (A = 0) \\
d = \text{__ev_mwsmfa} (a,b) \quad (A = 1)
\]

\[
d_{0:63} \leftarrow a_{32:63} \times_{\text{sf}} b_{32:63}
\]

// update accumulator  
  if A = 1 then ACC_{0:63} \leftarrow d_{0:63}

The corresponding low word signed fractional elements in parameters a and b are multiplied. The product is placed into parameter d.

If A = 1, the result in parameter d is also placed into the accumulator.

Other registers altered: ACC (if A = 1)

---

**Figure 3-169. Vector Multiply Word Signed, Modulo, Fractional (to Accumulator) (__ev_mwsmfa)**

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwsd $d,a,b$</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwsd $d,a,b$</td>
</tr>
</tbody>
</table>
__ev_mwsmfaa

Vector Multiply Word Signed, Modulo, Fractional and Accumulate

d = __ev_mwsmfaa (a,b)

\[
\begin{align*}
\text{temp0:63} & \leftarrow a_{32:63} \times_f b_{32:63} \\
d_{0:63} & \leftarrow \text{ACC}_{0:63} + \text{temp0:63} \\
// \text{ update accumulator} \\
\text{ACC}_{0:63} & \leftarrow d_{0:63}
\end{align*}
\]

The corresponding low word signed fractional elements in parameters a and b are multiplied. The intermediate product is added to the contents of the 64-bit accumulator and the result is placed in parameter d and the accumulator.

Other registers altered: ACC

Figure 3-170. Vector Multiply Word Signed, Modulo, Fractional and Accumulate (__ev_mwsmfaa)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwsf faa d,a,b</td>
</tr>
</tbody>
</table>
**__ev_mwsmfan**

Vector Multiply Word Signed, Modulo, Fractional and Accumulate Negative

\[
d = __ev_mwsmfan (a,b)
\]

\[
temp_{0:63} \leftarrow a_{32:63} \times_{nf} b_{32:63}
\]

\[
d_{0:63} \leftarrow ACC_{0:63} - temp_{0:63}
\]

// update accumulator
ACC_{0:63} \leftarrow d_{0:63}

The corresponding low word signed fractional elements in parameters a and b are multiplied. The intermediate product is subtracted from the contents of the accumulator, and the result is placed in parameter \(d\) and the accumulator.

Other registers altered: ACC

![Diagram of vector multiply operation](image)

Figure 3-171. Vector Multiply Word Signed, Modulo, Fractional, and Accumulate Negative (__ev_mwsmfan)

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evmwsmfan d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Word Signed, Modulo, Integer (to Accumulator)

\[ d = \text{__ev_mwsmi} \left( a, b \right) \quad (A = 0) \]
\[ d = \text{__ev_mwsmia} \left( a, b \right) \quad (A = 1) \]

\[ d_{0:63} \leftarrow a_{32:63} \times b_{32:63} \]

// update accumulator
if \( A = 1 \) then \( \text{ACC}_{0:63} \leftarrow d_{0:63} \)

The low word signed integer elements in parameters \( a \) and \( b \) are multiplied. The product is placed into the parameter \( d \).

If \( A = 1 \), the result in parameter \( d \) is also placed into the accumulator.

Other registers altered: ACC (if \( A = 1 \))

**Figure 3-172. Vector Multiply Word Signed, Modulo, Integer (to Accumulator) (**ev_mwsmi**)**

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwsmi d,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwsmia d,a,b</td>
</tr>
</tbody>
</table>
___ev_mwsmiaa

Vector Multiply Word Signed, Modulo, Integer and Accumulate

d = ___ev_mwsmiaa (a,b)

\[
\begin{align*}
\text{temp}_{0:63} & \leftarrow a_{32:63} \times b_{32:63} \\
\text{d}_{0:63} & \leftarrow \text{ACC}_{0:63} + \text{temp}_{0:63} \\
& \text{// update accumulator} \\
\text{ACC}_{0:63} & \leftarrow \text{d}_{0:63}
\end{align*}
\]

The low word signed integer elements in parameters a and b are multiplied. The intermediate product is added to the contents of the 64-bit accumulator, and the result is placed into parameter d and the accumulator.

Other registers altered: ACC

---

**Figure 3-173. Vector Multiply Word Signed, Modulo, Integer and Accumulate (___ev_mwsmiaa)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>___ev64_opaque</td>
<td>___ev64_opaque</td>
<td>___ev64_opaque</td>
<td>evmwsmiaa d,a,b</td>
</tr>
</tbody>
</table>
__ev_mwsmian

Vector Multiply Word Signed, Modulo, Integer and Accumulate Negative

d = __ev_mwsmian (a, b)

temp0:63 ← a32:63 × b32:63

d0:63 ← ACC0:63 - temp0:63

// update accumulator
ACC0:63 ← d0:63

The corresponding low word signed integer elements in parameters a and b are multiplied. The
intermediate product is subtracted from the contents of the 64-bit accumulator and the result is
placed into parameter d and the accumulator.

Other registers altered: ACC

Figure 3-174. Vector Multiply Word Signed, Modulo, Integer and Accumulate Negative
(__ev_mwsmian)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmswsmian d,a,b</td>
</tr>
</tbody>
</table>
**___ev_mwssf**  
Vector Multiply Word Signed, Saturate, Fractional (to Accumulator)

\[
d = \text{___ev_mwssf} (a,b) \quad (A = 0)
\]

\[
d = \text{___ev_mwssfa} (a,b) \quad (A = 1)
\]

\[
\text{temp}_0:63 \leftarrow a_{32:63} \times_{sf} b_{32:63}
\]

\[
\text{if } (a_{32:63} = 0x8000_0000) \& (b_{32:63} = 0x8000_0000) \text{ then}
\]

\[
d_{0:63} \leftarrow 0x7FFP_{FFFF}FFFF_{FFFF} \text{ //saturate}
\]

\[
\text{mov} \leftarrow 1
\]

\[
\text{else}
\]

\[
d_{0:63} \leftarrow \text{temp}_{0:63}
\]

\[
\text{mov} \leftarrow 0
\]

// update accumulator

\[
\text{if } A = 1 \text{ then ACC}_{0:63} \leftarrow d_{0:63}
\]

// update SPEFSCR

\[
\text{SPEFSCR}_{OVH} \leftarrow 0
\]

\[
\text{SPEFSCR}_{OV} \leftarrow \text{mov}
\]

\[
\text{SPEFSCR}_{SOV} \leftarrow \text{SPEFSCR}_{SOV} \mid \text{mov}
\]

The low word signed fractional elements in parameters a and b are multiplied. The 64-bit product is placed into parameter d. If both inputs are -1.0, the result saturates to the largest positive signed fraction, and the overflow and summary overflow bits are recorded in the SPEFSCR.

If A = 1, the result in parameter d is also placed into the accumulator.

Other registers altered: SPEFSCR ACC (if A = 1)

**Figure 3-175. Vector Multiply Word Signed, Saturate, Fractional (to Accumulator) (**___ev_mwssf**)**

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>___ev64_opaque</td>
<td>___ev64_opaque</td>
<td>___ev64_opaque</td>
<td>evmwssfd,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>___ev64_opaque</td>
<td>___ev64_opaque</td>
<td>___ev64_opaque</td>
<td>evmwssfa d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Word Signed, Saturate, Fractional and Accumulate

d = __ev_mwssfaa (a,b)

\[
\text{temp}_0:63 \leftarrow a_{32:63} \times \text{sf} \ b_{32:63}
\]
\[
\text{if } (a_{32:63} = 0x8000_0000) \& (b_{32:63} = 0x8000_0000) \text{ then}
\]
\[
\text{temp}_0:63 \leftarrow 0x7FFF_FFFF_FFFF_FFFF //\text{saturate}
\]
\[
\text{mov} \leftarrow 1
\]
\[
\text{else}
\]
\[
\text{mov} \leftarrow 0
\]
\[
\text{temp}_0:64 \leftarrow \text{EXTS}(\text{ACC}_{0:63}) + \text{EXTS}(\text{temp}_0:63)
\]
\[
\text{ov} \leftarrow (\text{temp}_0 \oplus \text{temp}_1)
\]
\[
\text{d}_0:63 \leftarrow \text{temp}_1:64
\]
\[
// \text{update accumulator}
\]
\[
\text{ACC}_{0:63} \leftarrow \text{d}_0:63
\]
\[
// \text{update SPEFSCR}
\]
\[
\text{SPEFSCR}_{OVH} \leftarrow 0
\]
\[
\text{SPEFSCR}_{OV} \leftarrow \text{mov}
\]
\[
\text{SPEFSCR}_{SOV} \leftarrow \text{SPEFSCR}_{SOV} | \text{ov} | \text{mov}
\]

The low word signed fractional elements in parameters a and b are multiplied, producing a 64-bit product. If both inputs are -1.0, the product saturates to the largest positive signed fraction. The 64-bit product is added to the accumulator, and the result is placed in parameter d and in the accumulator.

If there is an overflow from the multiply, the overflow and summary overflow bits are recorded in the SPEFSCR.

Note: There is no saturation on the addition with the accumulator.

Other registers altered: SPEFSCR ACC

![Diagram of Vector Multiply Word Signed, Saturate, Fractional and Accumulate](image)

**Figure 3-176. Vector Multiply Word Signed, Saturate, Fractional and Accumulate (__ev_mwssfaa)**
**SPE Operations**

### __ev_mwssfan__

**Vector Multiply Word Signed, Saturate, Fractional and Accumulate Negative**

\[ d = \text{__ev_mwssfan} (a,b) \]

\[
\text{temp}_{0:63} \leftarrow a_{32:63} \times_{\text{sf}} b_{32:63} \\
\text{if } (a_{32:63} = 0x8000\_0000) \& (b_{32:63} = 0x8000\_0000) \text{ then} \\
\quad \text{temp}_{0:63} \leftarrow 0x7FFF\_FFFF\_FFFF\_FFFF //\text{saturate} \\
\quad \text{mov} \leftarrow 1 \\
\text{else} \\
\quad \text{mov} \leftarrow 0 \\
\quad \text{temp}_{0:64} \leftarrow \text{EXTS}(\text{ACC}_{0:63}) - \text{EXTS}(\text{temp}_{0:63}) \\
\quad \text{ov} \leftarrow (\text{temp}_0 \oplus \text{temp}_1) \\
\quad \text{d}_{0:63} \leftarrow \text{temp}_{1:64}
\]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow \text{d}_{0:63} \]

// update SPEFSCR
\[ \text{SPEFSCR}_{OVH} \leftarrow 0 \]
\[ \text{SPEFSCR}_{OV} \leftarrow \text{mov} \]
\[ \text{SPEFSCR}_{SOV} \leftarrow \text{SPEFSCR}_{SOV} \mid \text{ov} \mid \text{mov} \]

The low word signed fractional elements in parameters a and b are multiplied producing a 64-bit product. If both inputs are -1.0, the product saturates to the largest positive signed fraction. The 64-bit product is then subtracted from the accumulator and the result is placed in parameter d and the accumulator.

If there is an overflow from the multiply, the overflow and summary overflow bits are recorded in the SPEFSCR.

**NOTE**

There is no saturation on the subtraction with the accumulator.

Other registers altered: SPEFSCR ACC
Figure 3-177. Vector Multiply Word Signed, Saturate, Fractional and Accumulate Negative (__ev_mwssfan)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwssfan d,a,b</td>
</tr>
</tbody>
</table>
**__ev_mwumi**

**Vector Multiply Word Unsigned, Modulo, Integer (to Accumulator)**

\[
d = __ev_mwumi (a, b) \quad (A = 0) \\
d = __ev_mwumia (a, b) \quad (A = 1)
\]

\[
d_{0:63} \leftarrow a_{32:63} \times u_i b_{32:63}
\]

// update accumulator
if \( A = 1 \) then \( \text{ACC}_{0:63} \leftarrow d_{0:63} \)

The low word unsigned integer elements in parameters \( a \) and \( b \) are multiplied to form a 64-bit product that is placed into parameter \( d \).

If \( A = 1 \), the result in parameter \( d \) is also placed into the accumulator.

Other registers altered: ACC (if \( A = 1 \))

![Diagram showing the operation of __ev_mwumi](image)

**Figure 3-178. Vector Multiply Word Unsigned, Modulo, Integer (to Accumulator) (__ev_mwumi)**

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>( A = 0 )</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwumi d,a,b</td>
</tr>
<tr>
<td>( A = 1 )</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwumia d,a,b</td>
</tr>
</tbody>
</table>
__ev_mwumiaa

Vector Multiply Word Unsigned, Modulo, Integer and Accumulate

d = __ev_mwumiaa (a,b)

\[
\begin{align*}
\text{temp}_{0:63} & \leftarrow a_{32:63} \times_{ui} b_{32:63} \\
\text{d}_{0:63} & \leftarrow \text{ACC}_{0:63} + \text{temp}_{0:63} \\
& \quad // \text{update accumulator} \\
\text{ACC}_{0:63} & \leftarrow \text{d}_{0:63}
\end{align*}
\]

The low word unsigned integer elements in parameters a and b are multiplied. The intermediate product is added to the contents of the 64-bit accumulator, and the resulting value is placed into the accumulator and into parameter d.

Other registers altered: ACC

Figure 3-179. Vector Multiply Word Unsigned, Modulo, Integer and Accumulate (__ev_mwumiaa)
**__ev_mwumian__**  
Vector Multiply Word Unsigned, Modulo, Integer and Accumulate Negative

\[ d = \text{__ev_mwumian\ (a,b)} \]

\[
\begin{align*}
\text{temp}_{0:63} & \leftarrow a_{32:63} \times_{\text{ui}} b_{32:63} \\
\text{d}_{0:63} & \leftarrow \text{ACC}_{0:63} - \text{temp}_{0:63} \\
& \quad // \text{ update accumulator} \\
\text{ACC}_{0:63} & \leftarrow \text{d}_{0:63}
\end{align*}
\]

The low word unsigned integer elements in parameters a and b are multiplied. The intermediate product is subtracted from the contents of the 64-bit accumulator, and the resulting value is placed into the accumulator and into parameter d.

Other registers altered: ACC

---

**Figure 3-180. Vector Multiply Word Unsigned, Modulo, Integer and Accumulate Negative\ (_\text{ev\_mwumian})**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>\text{ev64_opaque}</td>
<td>\text{ev64_opaque}</td>
<td>\text{ev64_opaque}</td>
<td>\text{evmwumian d,a,b}</td>
</tr>
</tbody>
</table>
**__ev_nand**

Vector NAND

\[
d = \text{__ev_nand} (a,b)
\]

\[
d_{0:31} \leftarrow \neg(a_{0:31} \land b_{0:31}) // \text{Bitwise NAND}
\]

\[
d_{32:63} \leftarrow \neg(a_{32:63} \land b_{32:63}) // \text{Bitwise NAND}
\]

Each element of parameters \(a\) and \(b\) are bitwise NANDed. The result is placed in the corresponding element of parameter \(d\).

![Diagram of Vector NAND (__ev_nand)](image-url)

**Figure 3-181. Vector NAND (__ev_nand)**

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>(d)</td>
<td>(a)</td>
<td>(b)</td>
<td>Maps to</td>
</tr>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evnand (d,a,b)</td>
</tr>
</tbody>
</table>
__ev_neg
Vector Negate

d = __ev_neg(a)

d\_{0:31} \leftarrow \text{NEG}(a_{0:31})
d_{32:63} \leftarrow \text{NEG}(a_{32:63})

The negative of each element of parameter a is placed in parameter d. The negative of 0x8000_0000 (most negative number) returns 0x8000_0000. No overflow is detected.

Figure 3-182. Vector Negate (__ev_neg)
**__ev_nor__**

Vector NOR

\[
d = __ev_nor\ (a,b)
\]

\[
d_{0:31} \leftarrow \neg(a_{0:31} \mid b_{0:31}) \ // \ \text{Bitwise NOR} \\
d_{32:63} \leftarrow \neg(a_{32:63} \mid b_{32:63}) \ // \ \text{Bitwise NOR}
\]

Each element of parameters a and b is bitwise NORed. The result is placed in the corresponding element of parameter d.

**NOTE**

Use **evnand** or **evnor** for **evnot**.

![Figure 3-183. Vector NOR (__ev_nor)](image)

Simplified mnemonic: **evnot** \(d,a\) performs a complement register.

**evnot** \(d,a\) equivalent to **evnor** \(d,a,a\)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td><strong>evnor</strong> (d,a,b)</td>
</tr>
</tbody>
</table>
SPE Operations

**ev_or**

Vector OR

d = __ev_or (a, b)

\[
d_{0:31} \leftarrow a_{0:31} \ | \ b_{0:31} //\text{Bitwise OR}\\
d_{32:63} \leftarrow a_{32:63} \ | \ b_{32:63} //\text{Bitwise OR}
\]

Each element of parameters a and b is bitwise ORed. The result is placed in the corresponding element of parameter d.

![Figure 3-184. Vector OR (__ev_or)](image)

Simplified mnemonic: **evmr** d,a handles moving of the full 64-bit SPE register.

**evmr** d,a equivalent to **evor** d,a,a

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td><strong>evor</strong> d,a,b</td>
</tr>
</tbody>
</table>
__ev_orc
Vector OR with Complement

d = __ev_orc (a,b)

\[ d_{0:31} \leftarrow a_{0:31} \mid (\neg b_{0:31}) \] // Bitwise ORC
\[ d_{32:63} \leftarrow a_{32:63} \mid (\neg b_{32:63}) \] // Bitwise ORC

Each element of parameter a is bitwise ORed with the complement of parameter b. The result is placed in the corresponding element of parameter d.

Figure 3-185. Vector OR with Complement (__ev_orc)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evorc d,a,b</td>
</tr>
</tbody>
</table>
__ev_rlw

Vector Rotate Left Word

\[ d = __ev_rlw(a,b) \]

\[
\begin{align*}
\text{nh} & \leftarrow b_{27:31} \\
\text{nl} & \leftarrow b_{59:63} \\
\text{d}_{0:31} & \leftarrow \text{ROTL}(a_{0:31}, \text{nh}) \\
\text{d}_{32:63} & \leftarrow \text{ROTL}(a_{32:63}, \text{nl})
\end{align*}
\]

Each of the high and low elements of parameter \(a\) is rotated left by an amount specified in parameter \(b\). The result is placed into parameter \(d\). Rotate values for each element of parameter \(a\) are found in bit positions \(b[27–31]\) and \(b[59–63]\).

![Diagram of Vector Rotate Left Word (__ev_rlw)](image)

**Figure 3-186. Vector Rotate Left Word (__ev_rlw)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evrlw d,a,b</td>
</tr>
</tbody>
</table>
**__ev_rlwi**

Vector Rotate Left Word Immediate

\[
d = \text{__ev_rlwi} (a, b)
\]

\[
n \leftarrow \text{UIMM} \\
d_{0:31} \leftarrow \text{ROTL}(a_{0:31}, n) \\
d_{32:63} \leftarrow \text{ROTL}(a_{32:63}, n)
\]

Both the high and low elements of parameter \( a \) are rotated left by an amount specified by a 5-bit immediate value.

![Diagram](image)

**Figure 3-187. Vector Rotate Left Word Immediate (\texttt{__ev_rlwi})**

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{__ev64_opaque}</td>
<td>5-bit unsigned</td>
<td>\texttt{evrlwi d,a,b}</td>
</tr>
</tbody>
</table>
**__ev_rndw**

Vector Round Word

\[ d = __ev_rndw(a) \]

\[ d_{0:31} \leftarrow (a_{0:31} + 0x00008000) \& 0xFFFF0000 \quad \text{Modulo sum} \]

\[ d_{32:63} \leftarrow (a_{32:63} + 0x00008000) \& 0xFFFF0000 \quad \text{Modulo sum} \]

The 32-bit elements of parameter a are rounded into 16 bits. The result is placed into parameter d. The resulting 16 bits are placed in the most significant 16 bits of each element of parameter d, zeroing out the low order 16 bits of each element.

![Diagram of Vector Round Word (__ev_rndw)](image)

**Figure 3-188. Vector Round Word (__ev_rndw)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evrndw d,a</td>
</tr>
</tbody>
</table>
**__ev_select_eq**

Vector Select Equal

e = __ev_select_eq(a,b,c,d)

if \( a_{0:31} = b_{0:31} \) then \( e_{0:31} \leftarrow c_{0:31} \)
else \( e_{0:31} \leftarrow d_{0:31} \)

if \( a_{32:63} = b_{32:63} \) then \( e_{32:63} \leftarrow c_{32:63} \)
else \( e_{32:63} \leftarrow d_{32:63} \)

This intrinsic returns a concatenated value of the upper and lower bits of parameters c or d based on the sizes of the upper and lower bits of parameters a and b. The __ev_select_* functions work like the ?: operator in C. For example, the aforementioned intrinsic maps to the following logical expression: \( a = b ? c : d \).

![Figure 3-189. Vector Select Equal (__ev_select_eq)](image-url)

<table>
<thead>
<tr>
<th>e</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpeq x,a,b</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>__ev64_opaque</td>
<td>evsel e,c,d,x</td>
</tr>
</tbody>
</table>
**__ev_select_fs_eq**  
Vector Select Floating-Point Equal

e = __ev_select_fs_eq(a,b,c,d)

\[
\begin{align*}
\text{if } & (a_{0:31} = b_{0:31}) \text{ then } e_{0:31} \leftarrow c_{0:31} \\
& \text{else } e_{0:31} \leftarrow d_{0:31} \\
\text{if } & (a_{32:63} = b_{32:63}) \text{ then } e_{32:63} \leftarrow c_{32:63} \\
& \text{else } e_{32:63} \leftarrow d_{32:63}
\end{align*}
\]

This intrinsic returns a concatenated value of the upper and lower bits of parameter c or d based on the sizes of the upper and lower bits of parameters a and b. The __ev_select_* functions work like the ? : operator in the C programming language. For example, the aforementioned intrinsic maps to the following logical expression: \(a = b? c : d\).

![Figure 3-190. Vector Select Floating-Point Equal (__ev_select_fs_eq)](image)

<table>
<thead>
<tr>
<th>e</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfscmpeq x,a,b</td>
</tr>
<tr>
<td></td>
<td>evsel e,c,d,x</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
**__ev_select_fs_gt**

Vector Select Floating-Point Greater Than

\[
e = \text{__ev_select_fs_gt}(a, b, c, d)
\]

\[
\text{if } (a_{0:31} > b_{0:31}) \text{ then } e_{0:31} \leftarrow c_{0:31} \\
\text{else } e_{0:31} \leftarrow d_{0:31}
\]

\[
\text{if } (a_{32:63} > b_{32:63}) \text{ then } e_{32:63} \leftarrow c_{32:63} \\
\text{else } e_{32:63} \leftarrow d_{32:63}
\]

This intrinsic returns a concatenated value of the upper and lower bits of parameter c or d based on the sizes of the upper and lower bits of parameters a and b. The \text{__ev_select_*} functions work like the \text{? :} operator in C. For example, the aforementioned intrinsic maps to the following logical expression: \(a > b \text{ ? } c : d\).

**Figure 3-191. Vector Select Floating-Point Greater Than (__ev_select_fs_gt)**

<table>
<thead>
<tr>
<th>\text{Maps to}</th>
<th>\text{e} \quad \text{a} \quad \text{b} \quad \text{c} \quad \text{d}</th>
</tr>
</thead>
<tbody>
<tr>
<td>\text{evfscmpgt x,a,b}</td>
<td>\text{__ev64Opaque} \quad \text{__ev64Opaque} \quad \text{__ev64Opaque} \quad \text{__ev64Opaque}</td>
</tr>
<tr>
<td>\text{evsel e,c,d,x}</td>
<td></td>
</tr>
</tbody>
</table>
__ev_select_fs_lt
Vector Select Floating-Point Less Than

e = __ev_select_fs_lt(a,b,c,d)

if (a_{0:31} < b_{0:31}) then e_{0:31} ← c_{0:31}
else e_{0:31} ← d_{0:31}

if (a_{32:63} < b_{32:63}) then e_{32:63} ← c_{32:63}
else e_{32:63} ← d_{32:63}

This intrinsic returns a concatenated value of the upper and lower bits of parameter c or d based on the sizes of the upper and lower bits of parameters a and b. The __ev_select_* functions work like the ?: operator in C. For example, the aforementioned intrinsic maps to the following logical expression: a < b? c : d.

Figure 3-192. Vector Select Floating-Point Less Than (__ev_select_fs_lt)

<table>
<thead>
<tr>
<th>e</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evfscmplt x,a,b evsel e,c,d,x</td>
</tr>
</tbody>
</table>
**__ev_select_fs_tst_eq**

Vector Select Floating-Point Test Equal

e = __ev_select_fs_tst_eq(a, b, c, d)

\[
\text{if } (a_{31:0} = b_{31:0}) \text{ then } e_{31:0} \leftarrow c_{31:0} \\
\text{else } e_{31:0} \leftarrow d_{31:0}
\]

\[
\text{if } (a_{63:32} = b_{63:32}) \text{ then } e_{63:32} \leftarrow c_{63:32} \\
\text{else } e_{63:32} \leftarrow d_{63:32}
\]

This intrinsic returns a concatenated value of the upper and lower bits of parameter c or d based on the sizes of the upper and lower bits of parameters a and b. The __ev_select_* functions work like the ? : operator in C. For example, the aforementioned intrinsic maps to the following logical expression: \( a = b \) ? \( c : d \). This intrinsic differs from __ev_select_fs_eq because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use __ev_select_fs_eq instead.

![Figure 3-193. Vector Select Floating-Point Test Equal (__ev_select_fs_tst_eq)](image)

<table>
<thead>
<tr>
<th>e</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfststeq x,a,b evsel e,c,d,x</td>
</tr>
</tbody>
</table>
__ev_select_fs_tst_gt  __ev_select_fs_tst_gt
Vector Select Floating-Point Test Greater Than

e = __ev_select_fs_tst_gt(a, b, c, d)

\[
\begin{align*}
\text{if } (a_{0:31} > b_{0:31}) & \text{ then } e_{0:31} \leftarrow c_{0:31} \\
\text{else } e_{0:31} & \leftarrow d_{0:31} \\
\text{if } (a_{32:63} > b_{32:63}) & \text{ then } e_{32:63} \leftarrow c_{32:63} \\
\text{else } e_{32:63} & \leftarrow d_{32:63}
\end{align*}
\]

This intrinsic returns a concatenated value of the upper and lower bits of parameter \(c\) or \(d\) based on the sizes of the upper and lower bits of parameters \(a\) and \(b\). The __ev_select_* functions work like the ? : operator in C. For example, the aforementioned intrinsic maps to the following logical expression: \(a > b \, ? \, c : d\). This intrinsic differs from __ev_select_fs_gt because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use __ev_select_fs_gt instead.

![Diagram](image)

**Figure 3-194. Vector Select Floating-Point Test Greater Than (__ev_select_fs_tst_gt)**

<table>
<thead>
<tr>
<th>e</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfststgt x,a,b evsel e,c,d,x</td>
</tr>
</tbody>
</table>
__ev_select_fs_tst_lt
Vector Select Floating-Point Test Less Than

e = __ev_select_fs_tst_lt(a,b,c,d)

\[
\begin{align*}
\text{if } (a_{0:31} < b_{0:31}) \text{ then } & e_{0:31} \leftarrow c_{0:31} \\
\text{else } & e_{0:31} \leftarrow d_{0:31} \\
\text{if } (a_{32:63} < b_{32:63}) \text{ then } & e_{32:63} \leftarrow c_{32:63} \\
\text{else } & e_{32:63} \leftarrow d_{32:63}
\end{align*}
\]

This intrinsic returns a concatenated value of the upper and lower bits of parameter c or d based on the sizes of the upper and lower bits of parameters a and b. The __ev_select_* functions work like the ?: operator in C. For example, the aforementioned intrinsic maps to the following logical expression: \(a < b? c : d\). This intrinsic differs from __ev_select_fs_lt because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use __ev_select_fs_lt instead.

![Diagram](image_url)

**Figure 3-195. Vector Select Floating-Point Test Less Than (__ev_select_fs_tst_lt)**

<table>
<thead>
<tr>
<th>e</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfstslt x,a,b</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>evsel e,c,d,x</td>
</tr>
</tbody>
</table>
**__ev_select_gts**

Vector Select Greater Than Signed

e = __ev_select_gts(a,b,c,d)

\[
\begin{align*}
\text{if } & \ (a_{0:31} > \text{signed } b_{0:31}) \text{ then } e_{0:31} \leftarrow c_{0:31} \\
\text{else } & \ e_{0:31} \leftarrow d_{0:31} \\
\text{if } & \ (a_{32:63} > \text{signed } b_{32:63}) \text{ then } e_{32:63} \leftarrow c_{32:63} \\
\text{else } & \ e_{32:63} \leftarrow d_{32:63}
\end{align*}
\]

This intrinsic returns a concatenated value of the upper and lower bits of parameter c or d based on the sizes of the upper and lower bits of parameters a and b. The __ev_select_* functions work like the ?: operator in C. For example, the aforementioned intrinsic maps to the following logical expression: \(a > b \ ? c : d\).

![Diagram](image)

**Figure 3-196. Vector Select Greater Than Signed (__ev_select_gts)**

<table>
<thead>
<tr>
<th>e</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpgts x,a,b</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>evsel e,c,d,x</td>
</tr>
</tbody>
</table>
__ev_select_gtu
Vector Select Greater Than Unsigned

\[ e = \text{__ev_select_gtu}(a,b,c,d) \]

\[
\text{if } (a_{0:31} > \text{unsigned } c_{0:31}) \text{ then } e_{0:31} \leftarrow c_{0:31} \\
\text{else } e_{0:32} \leftarrow d_{0:32} \\
\text{if } (a_{32:63} > \text{unsigned } b_{32:63}) \text{ then } e_{32:63} \leftarrow c_{32:63} \\
\text{else } e_{32:63} \leftarrow d_{32:63}
\]

This intrinsic returns a concatenated value of the upper and lower bits of parameter c or d based on the sizes of the upper and lower bits of parameters a and b. The __ev_select_* functions work like the ? : operator in C. For example, the aforementioned intrinsic maps to the following logical expression: \(a > b? c : d\).

![Figure 3-197. Vector Select Greater Than Unsigned (__ev_select_gtu)](image)

<table>
<thead>
<tr>
<th>e</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>___ev64_opaque</td>
<td>___ev64_opaque</td>
<td>___ev64_opaque</td>
<td>___ev64_opaque</td>
<td>___ev64_opaque</td>
<td>evcmpgtu x,a,b evsel e,c,d,x</td>
</tr>
</tbody>
</table>
**__ev_select_lts**

Vector Select Less Than Signed

e = __ev_select_lts(a,b,c,d)

\[
\text{if } (a_{0:31} < \text{signed } b_{0:31}) \text{ then } e_{0:31} \leftarrow c_{0:31} \\
\text{else } e_{0:31} \leftarrow d_{0:31}
\]

\[
\text{if } (a_{32:63} < \text{signed } b_{32:63}) \text{ then } e \leftarrow c_{32:63} \\
\text{else } e \leftarrow d_{32:63}
\]

This intrinsic returns a concatenated value of the upper and lower bits of parameter c or d based on the sizes of the upper and lower bits of parameters a and b. The __ev_select_ * functions work like the ? : operator in C. For example, the aforementioned intrinsic maps to the following logical expression: a < b? c : d.

![Figure 3-198. Vector Select Less Than Signed (__ev_select_lts)](image)

<table>
<thead>
<tr>
<th>e</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpeq x,a,b evsel e,c,d,x</td>
</tr>
</tbody>
</table>
__ev_select_ltu

Vector Select Less Than Unsigned

e = __ev_select_ltu(a,b,c,d)

\[
\begin{align*}
&\text{if } (a_{0:31} <\text{unsigned } b_{0:31}) \text{ then } e_{0:31} \leftarrow c_{0:31} \\
&\text{else } e_{0:32} \leftarrow d_{0:32} \\
&\text{if } (a_{32:63} <\text{unsigned } b_{32:63}) \text{ then } e_{32:63} \leftarrow c_{32:63} \\
&\text{else } e_{32:63} \leftarrow d_{32:63}
\end{align*}
\]

This intrinsic returns a concatenated value of the upper and lower bits of parameter c or d based on the sizes of the upper and lower bits of parameters a and b. The __ev_select_* functions work like the ? : operator in C. For example, the aforementioned intrinsic maps to the following logical expression: a < b? c : d.

![Diagram](image-url)

Figure 3-199. Vector Select Less Than Unsigned (__ev_select_ltu)

<table>
<thead>
<tr>
<th>e</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evcmpltu x,a,b evsel e,c,d,x</td>
</tr>
</tbody>
</table>
**__ev_slw__**

**Vector Shift Left Word**

\[
d = __ev_slw\ (a,b)
\]

\[
\begin{align*}
nh &\leftarrow b_{26:31} \\
nl &\leftarrow b_{58:63} \\
d_{0:31} &\leftarrow \text{SL}(a_{0:31}, \ nh) \\
d_{32:63} &\leftarrow \text{SL}(a_{32:63}, \ nl)
\end{align*}
\]

Each of the high and low elements of parameter \(a\) are shifted left by an amount specified in parameter \(b\). The result is placed into parameter \(d\). The separate shift amounts for each element are specified by 6 bits in parameter \(b\) that lie in bit positions 26–31 and 58–63.

Shift amounts from 32 to 63 give a zero result.

---

**Figure 3-200. Vector Shift Left Word (**__ev_slw__**)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64Opaque</td>
<td>__ev64Opaque</td>
<td>__ev64Opaque</td>
<td>evslw d,a,b</td>
</tr>
</tbody>
</table>
__ev_slwi
Vector Shift Left Word Immediate

d = __ev_slwi (a,b)

    n ← UIMM
    d_0:31 ← SL(a_0:31, n)
    d_32:63 ← SL(a_32:63, n)

Both high and low elements of parameter a are shifted left by the 5-bit UIMM value, and the results are placed in parameter d.

![Figure 3-201. Vector Shift Left Word Immediate (__ev_slwi)](image-url)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>5-bit unsigned</td>
<td>evslwi d,a,b</td>
</tr>
</tbody>
</table>
**__ev_splatfi**

Vector Splat Fractional Immediate

\[ d = \text{__ev_splatfi}(a) \]

\[
\begin{align*}
d_{0:31} & \leftarrow \text{SIMM} \ | \ 2^7 \ 0 \\
d_{32:63} & \leftarrow \text{SIMM} \ | \ 2^7 \ 0 \\
\end{align*}
\]

The 5-bit immediate value is padded with trailing zeros and placed in both elements of parameter \(d\), as shown in [Figure 3-202](#). The SIMM ends up in bit positions \(d[0–4]\) and \(d[32–36]\).

![Figure 3-202. Vector Splat Fractional Immediate (__ev_splatfi)](image)

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>5-bit signed</td>
<td>evsplatfi d,a</td>
</tr>
</tbody>
</table>
__ev_splati
Vector Splat Immediate

d = __ev_splati (a)

d_{0:31} ← EXTS(SIMM)
d_{32:63} ← EXTS(SIMM)

The 5-bit immediate value is sign-extended and placed in both elements of parameter d, as shown in Figure 3-203.

![Figure 3-203. __ev_splati Sign Extend](image-url)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>5-bit signed</td>
<td>evsplat d,a</td>
</tr>
</tbody>
</table>
**__ev_srwis**

Vector Shift Right Word Immediate Signed

d = __ev_srwis(a,b)

\[ n \leftarrow \text{UIMM} \]
\[ d_{0:31} \leftarrow \text{EXTS}(a_{0:31-n}) \]
\[ d_{32:63} \leftarrow \text{EXTS}(b_{32:63-n}) \]

Both high and low elements of parameter a are shifted right by the 5-bit UIMM value. Bits in the most significant positions vacated by the shift are filled with a copy of the sign bit.

![Figure 3-204. Vector Shift Right Word Immediate Signed (__ev_srwis)](image)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>5-bit unsigned</td>
<td>evsrwis d,a,b</td>
</tr>
</tbody>
</table>
**__ev_srwiu**

Vector Shift Right Word Immediate Unsigned

\[ d = __ev_srwiu(a, b) \]

\[
\begin{align*}
    n &\leftarrow \text{UIMM} \\
    d_{0:31} &\leftarrow \text{EXTZ}(a_{0:31} - n) \\
    d_{32:63} &\leftarrow \text{EXTZ}(a_{32:63} - n)
\end{align*}
\]

Both high and low elements of parameter \( a \) are shifted right by the 5-bit UIMM value; 0 bits are shifted in to the most significant position. Bits in the most significant positions vacated by the shift are filled with a zero bit.

![Diagram showing vector shift right operation](image.png)

**Figure 3-205. Vector Shift Right Word Immediate Unsigned (\textit{__ev_srwiu})**

<table>
<thead>
<tr>
<th></th>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>\textit{__ev64_opaque}</td>
<td>\textit{__ev64_opaque}</td>
<td>5-bit unsigned</td>
<td>\textit{evsrwiu d,a,b}</td>
<td></td>
</tr>
</tbody>
</table>
___ev_srws
Vector Shift Right Word Signed

d = ___ev_srws (a,b)

\[
\begin{align*}
\text{nh} & \leftarrow b_{26:31} \\
\text{nl} & \leftarrow b_{58:63} \\
\text{d}_{0:31} & \leftarrow \text{EXTS}(a_{0:31} - \text{nh}) \\
\text{d}_{32:63} & \leftarrow \text{EXTS}(a_{32:63} - \text{nl})
\end{align*}
\]

Both the high and low elements of parameter a are shifted right by an amount specified in parameter b. The result is placed into parameter d. The separate shift amounts for each element are specified by 6 bits in parameter b that lie in bit positions 26–31 and 58–63. The sign bits are shifted in to the most significant position.

Shift amounts from 32 to 63 give a result of 32 sign bits.

![Figure 3-206. Vector Shift Right Word Signed (___ev_srws)](image)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>___ev64_opaque</td>
<td>___ev64_opaque</td>
<td>___ev64_opaque</td>
<td>evsrws d,a,b</td>
</tr>
</tbody>
</table>
__ev_srwu

Vector Shift Right Word Unsigned

d = __ev_srwu (a,b)

\[\begin{align*}
\text{nh} & \leftarrow b_{26:31} \\
\text{nl} & \leftarrow b_{58:63} \\
\text{d}_{0:31} & \leftarrow \text{EXTZ}(a_{0:31}\text{-nh}) \\
\text{d}_{32:63} & \leftarrow \text{EXTZ}(a_{32:63}\text{-nl})
\end{align*}\]

Both the high and low elements of parameter a are shifted right by an amount specified in parameter b. The result is placed into parameter d. The separate shift amounts for each element are specified by 6 bits in parameter b that lie in bit positions 26–31 and 58–63. Zero bits are shifted in to the most significant position.

Shift amounts from 32 to 63 give a zero result.

![Figure 3-207. Vector Shift Right Word Unsigned (__ev_srwu)](image-url)
**__ev_stdd**

Vector Store Double of Double

d = __ev_stdd (a,b,c)

if (a = 0) then temp ← 0  
else temp ← (a)  
EA ← temp + EXTZ(UIMM*8)  
MEM(EA,8) ← RS_{0:63}

The contents of RS are stored as a double word in storage addressed by EA.

Figure 3-208 shows how bytes are stored in memory as determined by the endian mode.

**NOTE**

During implementation, an alignment exception occurs if the EA is not double-word aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>5-bit unsigned</td>
<td>evstdd d,a,b,c</td>
</tr>
</tbody>
</table>
**__ev_stddx**

Vector Store Double of Double Indexed

\[
d = __ev_stddx \left(a, b, c\right)
\]

if \((a = 0)\) then \(\text{temp} \leftarrow 0\)
else \(\text{temp} \leftarrow (a)\)
\(\text{EA} \leftarrow \text{temp} + (b)\)
\(\text{MEM} (\text{EA}, 8) \leftarrow \text{RS}_{0,63}\)

The contents of \(rS\) are stored as a double word in storage addressed by EA.

**Figure 3-209** shows how bytes are stored in memory as determined by the endian mode.

<table>
<thead>
<tr>
<th>GPR</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte address</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
</tr>
<tr>
<td>Memory in big endian</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>Memory in little endian</td>
<td>h</td>
<td>g</td>
<td>f</td>
<td>e</td>
<td>d</td>
<td>c</td>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

**Figure 3-209. __ev_stddx Results in Big- and Little-Endian Modes**

**NOTE**

During implementation, an alignment exception occurs if the EA is not double-word aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>int32_t</td>
<td>__ev_stddx d,a,b,c</td>
</tr>
</tbody>
</table>
**__ev_stdh**

Vector Store Double of Four Half Words

\[
d = __ev_stdh(a,b,c)
\]

\[
\text{if } (a = 0) \text{ then } \text{temp} \leftarrow 0 \\
\text{else temp} \leftarrow a \\
\text{EA} \leftarrow \text{temp} + \text{EXTZ}(C*8) \\
\text{MEM(EA,2)} \leftarrow RS_{0:15} \\
\text{MEM(EA+2,2)} \leftarrow RS_{16:31} \\
\text{MEM(EA+4,2)} \leftarrow RS_{32:47} \\
\text{MEM(EA+6,2)} \leftarrow RS_{48:63}
\]

The contents of \( rS \) are stored as four half words in storage addressed by EA.

Figure 3-210 shows how bytes are stored in memory as determined by the endian mode.

<table>
<thead>
<tr>
<th>GPR</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte address</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
</tr>
<tr>
<td>Memory in big endian</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>Memory in little endian</td>
<td>b</td>
<td>a</td>
<td>d</td>
<td>c</td>
<td>f</td>
<td>e</td>
<td>h</td>
<td>g</td>
</tr>
</tbody>
</table>

**Figure 3-210. __ev_stdh Results in Big- and Little-Endian Modes**

**NOTE**

During implementation, an alignment exception occurs if the EA is not double-word aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>5-bit unsigned</td>
<td>evstdh d,a,b,c</td>
</tr>
</tbody>
</table>
Vector Store Double of Four Half Words Indexed

d = __ev_stdhx (a,b,c)

if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + (b)
MEM(EA, 2) ← RS0:15
MEM(EA+2, 2) ← RS16:31
MEM(EA+4, 2) ← RS32:47
MEM(EA+6, 2) ← RS48:63

The contents of rS are stored as four half words in storage addressed by EA.

Figure 3-211 shows how bytes are stored in memory as determined by the endian mode.

<table>
<thead>
<tr>
<th>GPR</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte address</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Memory in big endian</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory in little endian</td>
<td>b</td>
<td>a</td>
<td>d</td>
<td>c</td>
<td>f</td>
<td>e</td>
<td>h</td>
</tr>
</tbody>
</table>

**Figure 3-211. __ev_stdhx Results in Big- and Little-Endian Modes**

**NOTE**

During implementation, an alignment exception occurs if the EA is not double-word aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>int32_t</td>
<td>evstdhx d,a,b,c</td>
</tr>
</tbody>
</table>
SPE Operations

__ev_stdw

Vector Store Double of Two Words

d = __ev_stdw (a,b,c)

if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + EXTZ(UIMM*8)
MEM(EA, 4) ← RS0:31
MEM(EA+4, 4) ← RS32:63

The contents of rS are stored as two words in storage addressed by EA.

Figure 3-212 shows how bytes are stored in memory as determined by the endian mode.

Figure 3-212. __ev_stdw Results in Big- and Little-Endian Modes

NOTE

During implementation, an alignment exception occurs if the EA is not double-word aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>5-bit unsigned</td>
<td>evstdw d,a,b,c</td>
</tr>
</tbody>
</table>
**__ev_stdwx**

Vector Store Double of Two Words Indexed

\[ d = __ev_stdwx (a,b,c) \]

if \((a = 0)\) then \(\text{temp} \leftarrow 0\)
else \(\text{temp} \leftarrow (a)\)
\(\text{EA} \leftarrow \text{temp} + (b)\)
\(\text{MEM(EA,4)} \leftarrow RS_{0:31}\)
\(\text{MEM(EA+4,4)} \leftarrow RS_{32:63}\)

The contents of \(rS\) are stored as two words in storage addressed by \(EA\).

Figure 3-213 shows how bytes are stored in memory as determined by the endian mode.

![Figure 3-213](image)

**NOTE**

During implementation, an alignment exception occurs if the \(EA\) is not double-word aligned.

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>(c)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>int32_t</td>
<td>evstdwx d,a,b,c</td>
</tr>
</tbody>
</table>
**__ev_stwhe**

Vector Store Word of Two Half Words from Even

\[ d = \text{__ev_stwhe} (a,b,c) \]

\[
\begin{align*}
\text{if} \ (a = 0) \ &\ \text{then} \ \text{temp} \leftarrow 0 \\
\text{else} \ &\ \text{temp} \leftarrow (a) \\
\text{EA} &\leftarrow \text{temp} + \text{EXTZ(UIMM*4)} \\
\text{MEM}(EA,2) &\leftarrow RS_{0:15} \\
\text{MEM}(EA+2,2) &\leftarrow RS_{32:47}
\end{align*}
\]

The even half words from each element of \( rS \) are stored as two half words in storage addressed by \( \text{EA} \).

**Figure 3-214** shows how bytes are stored in memory as determined by the endian mode.

![GPR diagram](image)

**NOTE**

During implementation, an alignment exception occurs if the \( \text{EA} \) is not word-aligned.
**__ev_stwhex**

Vector Store Word of Two Half Words from Even Indexed

\[ d = \text{__ev_stwhex} (a,b,c) \]

\[
\begin{align*}
\text{if } (a = 0) \text{ then } & \text{temp} \leftarrow 0 \\
\text{else } & \text{temp} \leftarrow (a) \\
\text{EA} & \leftarrow \text{temp} + (b) \\
\text{MEM}(\text{EA}, 2) & \leftarrow R_{S0:15} \\
\text{MEM}(\text{EA}+2, 2) & \leftarrow R_{S32:47}
\end{align*}
\]

The even half words from each element of rS are stored as two half words in storage addressed by EA.

Figure 3-215 shows how bytes are stored in memory as determined by the endian mode.

**Figure 3-215. __ev_stwhex Results in Big- and Little-Endian Modes**

**NOTE**

During implementation, an alignment exception occurs if the EA is not word-aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>void</strong></td>
<td><strong>__ev64_opaque</strong></td>
<td><strong>uint32_t</strong></td>
<td><strong>int32_t</strong></td>
<td><strong>evstwhex d,a,b,c</strong></td>
</tr>
</tbody>
</table>
__ev_stwho
Vector Store Word of Two Half Words from Odd

d = __ev_stwho (a,b,c)

if (a = 0) then temp ← 0
else temp ← a
EA ← temp + EXTZ(UIMM*4)
MEM(EA,2) ← RS14:31
MEM(EA+2,2) ← RS48:63

The odd half words from each element of rS are stored as two half words in storage addressed by EA.

<table>
<thead>
<tr>
<th>GPR</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte address</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory in big endian</td>
<td>c</td>
<td>d</td>
<td>g</td>
<td>h</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory in little endian</td>
<td>d</td>
<td>c</td>
<td>h</td>
<td>g</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 3-216. __ev_stwho Results in Big- and Little-Endian Modes

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>5-bit unsigned</td>
<td>evstwho d,a,b,c</td>
</tr>
</tbody>
</table>
__ev_stwhox

Vector Store Word of Two Half Words from Odd Indexed

d = __ev_stwhox (a,b,c)

if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + (b)
MEM(EA,2) ← RS_{16:31}
MEM(EA+2,2) ← RS_{48:63}

The odd half words from each element of rS are stored as two half words in storage addressed by EA.

Figure 3-217 shows how bytes are stored in memory as determined by the endian mode.

NOTE

During implementation, an alignment exception occurs if the EA is not word-aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>int32_t</td>
<td>evstwhox d,a,b,c</td>
</tr>
</tbody>
</table>
__ev_stwwe
Vector Store Word of Word from Even

d = __ev_stwwe (a,b,c)

if (a = 0) then temp ← 0
else temp ←(a)
EA ← temp + EXTZ(UIMM*4)
MEM(EA,4) ← RS0:31

The even word of rS is stored in storage addressed by EA.

**Figure 3-218** shows how bytes are stored in memory as determined by the endian mode.

<table>
<thead>
<tr>
<th>GPR</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte address</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory in big endian</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory in little endian</td>
<td>d</td>
<td>c</td>
<td>b</td>
<td>a</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Figure 3-218. __ev_stwwe Results in Big- and Little-Endian Modes**

**NOTE**

During implementation, an alignment exception occurs if the EA is not word-aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>5-bit unsigned</td>
<td>evstwwe d,a,b,c</td>
</tr>
</tbody>
</table>
**__ev_stwwex__**
Vector Store Word of Word from Even Indexed

\[
d = __ev_stwwex\ (a, b, c)
\]

if \(a = 0\) then temp \(\leftarrow 0\)
else temp \(\leftarrow (a)\)
EA \(\leftarrow temp + (b)\)
MEM(EA, 4) \(\leftarrow RS_{0:31}\)

The even word of RS is stored in storage addressed by EA.

Figure 3-219 shows how bytes are stored in memory as determined by the endian mode.

![Figure 3-219. __ev_stwwex Results in Big- and Little-Endian Modes](image)

**NOTE**
During implementation, an alignment exception occurs if the EA is not word-aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>int32_t</td>
<td>evstwwex d,a,b,c</td>
</tr>
</tbody>
</table>
Vector Store Word of Word from Odd

d = __ev_stwwo (a,b,c)

if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + EXTZ(UIMM*4)
MEM(EA, 4) ← rS\textsubscript{32:63}

The odd word of rS is stored in storage addressed by EA.

Figure 3-220 shows how bytes are stored in memory as determined by the endian mode.

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory in big endian</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>Memory in little endian</td>
<td>h</td>
<td>g</td>
<td>f</td>
<td>e</td>
</tr>
</tbody>
</table>

**Figure 3-220. __ev_stwwo Results in Big- and Little-Endian Modes**

**NOTE**

During implementation, an alignment exception occurs if the EA is not word-aligned.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>5-bit unsigned</td>
<td>evstwwo d,a,b,c</td>
</tr>
</tbody>
</table>
__ev_stwwox
Vector Store Word of Word from Odd Indexed

d = __ev_stwwox(a,b,c)

if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + (b)
MEM(EA, 4) ← rS32:63

The odd word of rS is stored in storage addressed by EA.

Figure 3-221 shows how bytes are stored in memory as determined by the endian mode.

Figure 3-221. __ev_stwwox Results in Big- and Little-Endian Modes

NOTE
During implementation, an alignment exception occurs if the EA is not word-aligned.
__ev_subfsmiaaw
Vector Subtract Signed, Modulo, Integer to Accumulator Word

d = __ev_subfsmiaaw(a)

// high
d_0:31 ← ACC_0:31 - a_0:31
// low
d_32:63 ← ACC_32:63 - a_32:63
// update accumulator
ACC_0:63 ← d_0:63

Each word element in parameter a is subtracted from the corresponding element in the accumulator and the difference is placed into the corresponding parameter d word and into the accumulator.

Other registers altered: ACC

---

**Figure 3-222. Vector Subtract Signed, Modulo, Integer to Accumulator Word (__ev_subfsmiaaw)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evsubfsmiaaw d,a</td>
</tr>
</tbody>
</table>
__ev_subfssiaaw
Vector Subtract Signed, Saturate, Integer to Accumulator Word

d = __ev_subfssiaaw(a)

    // high
    temp0:63 ← EXTS(ACC0:31) - EXTS(a0:31)
    ovh ← temp31 ⊕ temp32
    d0:31 ← SATURATE(ovh, temp31, 0x80000000, 0x7fffffff, temp32:63)

    // low
    temp0:63 ← EXTS(ACC32:63) - EXTS(a32:63)
    ovl ← temp31 ⊕ temp32
    d32:63 ← SATURATE(ovl, temp31, 0x80000000, 0x7fffffff, temp32:63)

    // update accumulator
    ACC0:63 ← d0:63

    SPEFSCR_OVH ← ovh
    SPEFSCR_OVL ← ovl
    SPEFSCR_SOVH ← SPEFSCR_SOVH | ovh
    SPEFSCR_SOV ← SPEFSCR_SOV | ovl

Each signed integer word element in parameter a is sign-extended and subtracted from the
Corresponding sign-extended element in the accumulator, saturating if overflow occurs, and the
Results are placed in parameter d and the accumulator. Any overflow is recorded in the SPEFSCR
Overflow and summary overflow bits.

Other registers altered: SPEFSCR ACC

Figure 3-223. Vector Subtract Signed, Saturate, Integer to Accumulator Word
(__ev_subfssiaaw)
__ev_subfumiaaw

Vector Subtract Unsigned, Modulo, Integer to Accumulator Word

d = __ev_subfumiaaw(a)

// high
d_{0:31} ← ACC_{0:31} - a_{0:31}
// low
d_{32:63} ← ACC_{32:63} - a_{32:63}
// update accumulator
ACC_{0:63} ← d_{0:63}

Each unsigned integer word element in parameter a is subtracted from the corresponding element in the accumulator, and the results are placed in the corresponding parameter d and into the accumulator.

Other registers altered: ACC

Figure 3-224. Vector Subtract Unsigned, Modulo, Integer to Accumulator Word (__ev_subfumiaaw)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evsubfumiaaw d,a</td>
</tr>
</tbody>
</table>
__ev_subfusiaaw  __ev_subfusiaaw

Vector Subtract Unsigned, Saturate, Integer to Accumulator Word

d = __ev_subfusiaaw(a)

// high
  temp0:63 ← EXTZ(ACC0:31) - EXTZ(a0:31)
  ovh ← temp31
  d0:31 ← SATURATE(ovh, temp31, 0x00000000, 0x00000000, temp32:63)

// low
  temp0:63 ← EXTS(ACC32:63) - EXTS(a32:63)
  ovl ← temp31
  d32:63 ← SATURATE(ovl, temp31, 0x00000000, 0x00000000, temp32:63)

// update accumulator
  ACC0:63 ← d0:63

SPEFSCR.ovh ← ovh
SPEFSCR.ovl ← ovl
SPEFSCR.SOVH ← SPEFSCR.SOVH | ovh
SPEFSCR.SOV ← SPEFSCR.SOV | ovl

Each unsigned integer word element in parameter a is zero-extended and subtracted from the corresponding zero-extended element in the accumulator, saturating if underflow occurs, and the results are placed in parameter d and the accumulator. Any underflow is recorded in the SPEFSCR overflow and summary overflow bits.

Other registers altered: SPEFSCR ACC

Figure 3-225. Vector Subtract Unsigned, Saturate, Integer to Accumulator Word (__ev_subfusiaaw)
__ev_subfw
Vector Subtract from Word

d = __ev_subfw(a,b)

\[ d_{0:31} \leftarrow b_{0:31} - a_{0:31} \]  // Modulo difference

\[ d_{32:63} \leftarrow b_{32:63} - a_{32:63} \]  // Modulo difference

Each signed integer element of parameter a is subtracted from the corresponding element of parameter b, and the results are placed into parameter d.

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evsubfw d,a,b</td>
</tr>
</tbody>
</table>

Figure 3-226. Vector Subtract from Word (__ev_subfw)
**__ev_subifw**

Vector Subtract Immediate from Word

\[ d = \text{__ev_subifw}(a, b) \]

\[ d_{0:31} \leftarrow b_{0:31} - \text{EXTZ(UIMM)} \quad \text{// Modulo difference} \]
\[ d_{32:63} \leftarrow b_{32:63} - \text{EXTZ(UIMM)} \quad \text{// Modulo difference} \]

UIMM is zero-extended and subtracted from both the high and low elements of parameter b. Note that the same value is subtracted from both elements of the register. UIMM is 5 bits.

**Figure 3-227. Vector Subtract Immediate from Word (__ev_subifw)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>5-bit unsigned</td>
<td>__ev64_opaque</td>
<td>evsubifw d,a,b</td>
</tr>
</tbody>
</table>
__ev_upper_eq

Vector Upper Bits Equal

d = __ev_upper_eq(a,b)

if (a0:31 = b0:31) then d ← true
else d ← false

This intrinsic returns true if the upper 32 bits of parameter a are equal to the upper 32 bits of parameter b.

Figure 3-228. Vector Upper Equal(__ev_upper_eq)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpeq x,a,b</td>
</tr>
</tbody>
</table>
___ev_upper_fs_eq

Vector Upper Bits Floating-Point Equal

d = ___ev_upper_fs_eq(a,b)
    if (a_{0:31} = b_{0:31}) then d ← true
    else d ← false

This intrinsic returns true if the upper 32 bits of parameter a are equal to the upper 32 bits of parameter b.

Figure 3-229. Vector Upper Floating-Point Equal(___ev_upper_fs_eq)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evfscmpeq x,a,b</td>
</tr>
</tbody>
</table>
__ev_upper_fs_gt
Vector Upper Bits Floating-Point Greater Than

d = __ev_upper_fs_gt(a, b)
    if (a_{0:31} > b_{0:31}) then d ← true
    else d ← false

This intrinsic returns true if the upper 32 bits of parameter a are greater than the upper 32 bits of parameter b.

Figure 3-230. Vector Upper Floating-Point Greater Than (__ev_upper_fs_gt)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfscmpgt x,a,b</td>
</tr>
</tbody>
</table>
**__ev_upper_fs_lt**

**Vector Upper Bits Floating-Point Less Than**

\[
d = __ev_upper_fs_lt(a, b)
\]

\[
\text{if } (a_{0:31} < b_{0:31}) \text{ then } d \leftarrow \text{true}
\]

\[
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if the upper 32 bits of parameter a are less than the upper 32 bits of parameter b.

![Diagram](image)

**Figure 3-231. Vector Upper Floating-Point Less Than (__ev_upper_fs_lt)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfscmplt x,a,b</td>
</tr>
</tbody>
</table>
\_\texttt{ev\_upper\_fs\_tst\_eq} \quad \_\texttt{ev\_upper\_fs\_tst\_eq}

Vector Upper Bits Floating-Point Test Equal

\[
d = \_\texttt{ev\_upper\_fs\_tst\_eq}(a,b)
\]

\[
\begin{align*}
\text{if } (a_{0:31} = b_{0:31}) \text{ then } d & \leftarrow \text{true} \\
\text{else } d & \leftarrow \text{false}
\end{align*}
\]

This intrinsic returns true if the upper 32 bits of parameter a are equal to the upper 32 bits of parameter b. This intrinsic differs from \_\texttt{ev\_upper\_fs\_eq} because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use \_\texttt{ev\_upper\_fs\_eq} instead.

![Diagram](image)

**Figure 3-232. Vector Upper Floating-Point Test Equal (**\_\texttt{ev\_upper\_fs\_tst\_eq}**)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_\texttt{Bool}</td>
<td>_\texttt{ev64_opaque}</td>
<td>_\texttt{ev64_opaque}</td>
<td>\texttt{evfststeq x,a,b}</td>
</tr>
</tbody>
</table>
___ev_upper_fs_tst_gt___ev_upper_fs_tst_gt
Vector Upper Bits Floating-Point Test Greater Than

d = ___ev_upper_fs_tst_gt(a,b);
    if \(a_{0:31} > b_{0:31}\) then \(d \leftarrow \text{true}\)
    else \(d \leftarrow \text{false}\)

This intrinsic returns true if the upper 32 bits of parameter a are greater than the upper 32 bits of parameter b. This intrinsic differs from ___ev_upper_fs_gt because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use ___ev_upper_fs_gt instead.

0 31 32 63

\[
\begin{array}{c}
\text{a} \\
\text{b} \\
\downarrow \\
> \\
\downarrow \\
\text{d}
\end{array}
\]

Figure 3-233. Vector Upper Floating-Point Test Greater Than (___ev_upper_fs_tst_gt)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>___ev64_opaque</td>
<td>___ev64_opaque</td>
<td>evfststgt x,a,b</td>
</tr>
</tbody>
</table>
**__ev_upper_fs_tst_lt**  
Vector Upper Bits Floating-Point TestLess Than  

\[
d = __ev_upper_fs_tst_lt(a,b) 
\]

if \((a_{0:31} < b_{0:31})\) then \(d \leftarrow \text{true}\)  
else \(d \leftarrow \text{false}\)

This intrinsic returns true if the upper 32 bits of parameter \(a\) are less than the upper 32 bits of parameter \(b\). This intrinsic differs from \(\_\_ev\_upper\_fs\_lt\) because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use \(\_\_ev\_upper\_fs\_lt\) instead.

**Figure 3-234. Vector Upper Floating-Point Test Less Than (\_\_ev\_upper\_fs\_tst\_lt)***

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool _ev64_opaque _ev64_opaque</td>
<td>evfststlt x,a,b</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
__ev_upper_gts
Vector Upper Bits Greater Than Signed

d = __ev_upper_gts(a, b)

if (a0:31 > signed b0:31) then d ← true
else d ← false

This intrinsic returns true if the upper 32 bits of parameter a are greater than the upper 32 bits of parameter b.

Figure 3-235. Vector Upper Greater Than Signed (__ev_upper_gts)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpgts x,a,b</td>
</tr>
</tbody>
</table>

---

Intrinsics

Signal Processing Engine Auxiliary Processing Unit Programming Interface Manual, Rev. 0

Freescale Semiconductor
___ev_upper_gtu
Vector Upper Bits Greater Than Unsigned

\[
d = \_\_ev\_upper\_gtu(a, b)
\]

\[
\text{if } (a_{0:31} > \text{unsigned } b_{0:31}) \text{ then } d \leftarrow \text{true}
\]
\[
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if the upper 32 bits of parameter a are greater than the upper 32 bits of parameter b.

![Diagram](image-url)

**Figure 3-236. Vector Upper Greater Than Unsigned (___ev_upper_gtu)**

<table>
<thead>
<tr>
<th></th>
<th>__ev64_ opaque</th>
<th>__ev64_ opaque</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>d</td>
<td>_Bool</td>
<td>evcmpgtu x,a,b</td>
<td></td>
</tr>
</tbody>
</table>
__ev_upper_lts
Vector Upper Bits Less Than Signed

d = __ev_upper_lts(a,b)

    if (a0:31 < signed b0:31) then d ← true
    else d ← false

This intrinsic returns true if the upper 32 bits of parameter a are less than the upper 32 bits of parameter b.

Figure 3-237. Vector Upper Less Than Signed (__ev_upper_lts)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmplt s x,a,b</td>
</tr>
</tbody>
</table>
**__ev_upper_ltu**

*Vector Upper Bits Less Than Unsigned*

\[ d = __ev_upper_ltu(a, b) \]

if \((a_{0:31} < \text{unsigned } b_{0:31})\) then \(d \leftarrow \text{true}\)
else \(d \leftarrow \text{false}\)

This intrinsic returns true if the upper 32 bits of parameter a are less than the upper 32 bits of parameter b.

---

**Figure 3-238. Vector Upper Less Than Unsigned (\texttt{__ev\_upper\_ltu})**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evcmpltu x,a,b</td>
</tr>
</tbody>
</table>

---
__ev_xor
Vector XOR

\[
d = \text{__ev_xor}(a, b)
\]

\[
d_{0:31} \leftarrow a_{0:31} \oplus b_{0:31} // \text{Bitwise XOR}
\]

\[
d_{32:63} \leftarrow a_{32:63} \oplus b_{32:63} // \text{Bitwise XOR}
\]

Each element of parameters a and b is exclusive-ORed. The results are placed in parameter d.

---

**Figure 3-239. Vector XOR (__ev_xor)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evxor d,a,b</td>
</tr>
</tbody>
</table>
3.6 Basic Instruction Mapping

```c
__ev64_opaque__ __ev_addw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_addiw( __ev64_opaque__ a, 5-bit unsigned literal );

// returns ( B - A )
__ev64_opaque__ __ev_subfw( __ev64_opaque__ a, __ev64_opaque__ b );

// returns ( B - UIMM )
__ev64_opaque__ __ev_subifw( 5-bit unsigned literal, __ev64_opaque__ b );

// returns ( A - B )
__ev64_opaque__ __ev_subw( __ev64_opaque__ a, __ev64_opaque__ b );

// returns ( A - UIMM )
__ev64_opaque__ __ev_subiw( __ev64_opaque__ a, 5-bit unsigned literal );
__ev64_opaque__ __ev_abs( __ev64_opaque__ a );
__ev64_opaque__ __ev_neg( __ev64_opaque__ a );
__ev64_opaque__ __ev_extsb( __ev64_opaque__ a );
__ev64_opaque__ __ev_extsh( __ev64_opaque__ a );
__ev64_opaque__ __ev_and( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_or( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_xor( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_nand( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_nor( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_eqv( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_andc( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_orc( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_rlw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_rlw( __ev64_opaque__ a, 5-bit unsigned literal );
__ev64_opaque__ __ev_rlw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_rlw( __ev64_opaque__ a, 5-bit unsigned literal );
__ev64_opaque__ __ev_rlw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_rlw( __ev64_opaque__ a, __ev64_opaque__ b );

# COMPARE PREDICATES
```

The __ev_select_* operations work much like the ? : operator does in C. For example:

__ev_select_gts(a,b,c,d) maps to the logical expression a > b ? c : d.

The following code shows an example of the assembly code:

```assembly
evcmpgts crfD, A, B
esel ret, C, D, crfD

_Bool __ev_any_gts( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_gts( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_gts( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_gts( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_gts( __ev64_opaque__ a, __ev64_opaque__ b,
                                 __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_any_gtu( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_gtu( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_gtu( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_gtu( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_gtu( __ev64_opaque__ a, __ev64_opaque__ b,
                                 __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_any_lts( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_lts( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_lts( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_lts( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_lts( __ev64_opaque__ a, __ev64_opaque__ b,
                                 __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_any_ltu( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_ltu( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_ltu( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_ltu( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_ltu( __ev64_opaque__ a, __ev64_opaque__ b,
                                 __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_any_eq( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_eq( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_eq( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_eq( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_eq( __ev64_opaque__ a, __ev64_opaque__ b,
                                 __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_any_fs_gt( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_fs_gt( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_fs_gt( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_fs_gt( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_fs_gt( __ev64_opaque__ a, __ev64_opaque__ b,
                                    __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_any_fs_lt( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_fs_lt( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_fs_lt( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_fs_lt( __ev64_opaque__ a, __ev64_opaque__ b);
```

---

**NOTE**

The __ev_select_* operations work much like the ? : operator does in C. For example:

__ev_select_gts(a,b,c,d) maps to the logical expression a > b ? c : d.

The following code shows an example of the assembly code:

```assembly
evcmpgts crfD, A, B
esel ret, C, D, crfD

_Bool __ev_any_gts( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_gts( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_gts( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_gts( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_gts( __ev64_opaque__ a, __ev64_opaque__ b,
                                 __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_any_gtu( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_gtu( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_gtu( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_gtu( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_gtu( __ev64_opaque__ a, __ev64_opaque__ b,
                                 __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_any_lts( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_lts( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_lts( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_lts( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_lts( __ev64_opaque__ a, __ev64_opaque__ b,
                                 __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_any_ltu( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_ltu( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_ltu( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_ltu( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_ltu( __ev64_opaque__ a, __ev64_opaque__ b,
                                 __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_any_eq( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_eq( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_eq( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_eq( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_eq( __ev64_opaque__ a, __ev64_opaque__ b,
                                 __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_any_fs_gt( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_fs_gt( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_fs_gt( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_fs_gt( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_fs_gt( __ev64_opaque__ a, __ev64_opaque__ b,
                                    __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_any_fs_lt( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_fs_lt( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_fs_lt( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_fs_lt( __ev64_opaque__ a, __ev64_opaque__ b);
```
SPE Operations

__ev64_opaque__ __ev_select_fs_lt( __ev64_opaque__ a, __ev64_opaque__ b, __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_any_fs_eq( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_fs_eq( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_fs_eq( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_fs_eq( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_fs_eq( __ev64_opaque__ a, __ev64_opaque__ b, __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_any_fs_tst_gt( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_fs_tst_gt( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_fs_tst_gt( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_fs_tst_gt( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_fs_tst_gt( __ev64_opaque__ a, __ev64_opaque__ b, __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_any_fs_tst_lt( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_fs_tst_lt( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_fs_tst_lt( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_fs_tst_lt( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_fs_tst_lt( __ev64_opaque__ a, __ev64_opaque__ b, __ev64_opaque__ c, __ev64_opaque__ d);

_NOTE_

The 5-bit unsigned literal in the immediate form is scaled by the size of the load or store to determine how many bytes the pointer 'p' is offset by. The size of the load is determined by the first letter after the 'l': 'd'—double-word (8 bytes), 'w'—word (4 bytes), 'h'—half word (2 bytes). For details, see Chapter 5, “Programming Interface Examples”.

__ev64_opaque__ __ev_lddx( __ev64_opaque__ * p, int32_t offset );
__ev64_opaque__ __ev_lddx( __ev64_opaque__ * p, int32_t offset );
__ev64_opaque__ __ev_lddx( __ev64_opaque__ * p, int32_t offset );
__ev64_opaque__ __ev_lddx( __ev64_opaque__ * p, int32_t offset );
__ev64_opaque__ __ev_lwhex( uint32_t * p, int32_t offset );
__ev64_opaque__ __ev_lwhex( uint32_t * p, int32_t offset );
__ev64_opaque__ __ev_lwhex( uint32_t * p, int32_t offset );
__ev64_opaque__ __ev_lwhex( uint32_t * p, int32_t offset );
__ev64_opaque__ __ev_lwhex( uint32_t * p, int32_t offset );
__ev64_opaque__ __ev_lwhex( uint32_t * p, int32_t offset );
__ev64_opaque__ __ev_lwhex( uint32_t * p, int32_t offset );
__ev64_opaque__ __ev_lwhex( uint32_t * p, int32_t offset );
__ev64_opaque__ __ev_lwhex( uint32_t * p, int32_t offset );
__ev64_opaque__ __ev_lwhex( uint32_t * p, int32_t offset );
__ev64_opaque__ __ev_lwhex( uint32_t * p, int32_t offset );
__ev64_opaque__ __ev_lwhex( uint32_t * p, int32_t offset );
__ev64_opaque__ __ev_lwhex( uint32_t * p, int32_t offset );
__ev64_opaque__ __ev_lwhex( uint32_t * p, int32_t offset );
__ev64_opaque__ __ev_lwhex( uint32_t * p, int32_t offset );
__ev64_opaque__ __ev_lwhex( uint32_t * p, int32_t offset );
__ev64_opaque__ __ev_lwhex( uint32_t * p, int32_t offset );
__ev64_opaque__ __ev_lwhex( uint32_t * p, int32_t offset );

Signal Processing Engine Auxiliary Processing Unit Programming Interface Manual, Rev. 0

3-266 Freescale Semiconductor
Basic Instruction Mapping

void __ev_stddx( __ev64_opaque__ a, __ev64_opaque__ * p, int32_t offset );
void __ev_stdwx( __ev64_opaque__ a, __ev64_opaque__ * p, int32_t offset );
void __ev_stdhx( __ev64_opaque__ a, __ev64_opaque__ * p, int32_t offset );
void __ev_stwwex( __ev64_opaque__ a, uint32_t * p, int32_t offset );
void __ev_stwwox( __ev64_opaque__ a, uint32_t * p, int32_t offset );
void __ev_stwhex( __ev64_opaque__ a, uint32_t * p, int32_t offset );
void __ev_stwhox( __ev64_opaque__ a, uint32_t * p, int32_t offset );

void __ev_stdd( __ev64_opaque__ a, __ev64_opaque__ * p, 5-bit unsigned literal );
void __ev_stdw( __ev64_opaque__ a, __ev64_opaque__ * p, 5-bit unsigned literal );
void __ev_stdh( __ev64_opaque__ a, __ev64_opaque__ * p, 5-bit unsigned literal );
void __ev_stwwe( __ev64_opaque__ a, uint32_t * p, 5-bit unsigned literal );
void __ev_stwwo( __ev64_opaque__ a, uint32_t * p, 5-bit unsigned literal );
void __ev_stwhe( __ev64_opaque__ a, uint32_t * p, 5-bit unsigned literal );
void __ev_who( __ev64_opaque__ a, uint32_t * p, 5-bit unsigned literal );

*** FIXED-POINT COMPLEX ***

// maps to __ev_mhoumi
__ev64_opaque__ __ev_mhoumf( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mhumi
__ev64_opaque__ __ev_mheimf( __ev64_opaque__ a, __ev64_opaque__ b );

__ev64_opaque__ __ev_mhossfaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhossiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhosmfaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhosmiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhoufiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhoumiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhessfaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhessiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhesmfaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhesmiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mheusfaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mheusiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhoufiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhoumiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhessfaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhessiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhesmfaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhesmiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mheusfaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mheusiaaw( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mhousiaaw
__ev64_opaque__ __ev_mhousfaaw( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mhoumiaaw
__ev64_opaque__ __ev_mhoumfaaw( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mheusiaaw
__ev64_opaque__ __ev_mheusfaaw( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mheumiaaw
__ev64_opaque__ __ev_mheumfaaw( __ev64_opaque__ a, __ev64_opaque__ b );

__ev64_opaque__ __ev_mhossfanw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhossianw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhosmfanw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhosmianw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhoufianw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhoumianw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhessfanw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mheusfanw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mheumfanw( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mhousianw
__ev64_opaque__ __ev_mhousfanw( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mhoumianw
__ev64_opaque__ __ev_mhoumfanw( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mheusianw
__ev64_opaque__ __ev_mheusfanw( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mheumianw
__ev64_opaque__ __ev_mheumfanw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhogsmfaa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhogmniaa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhogumiaa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhegsmfaa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhegsmiaa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhegumiaa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev64_opaque__( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mhogumiaa
__ev64_opaque__ __ev_mhogumfaa( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mhegumiaa
__ev64_opaque__ __ev_mhegumfaa( __ev64_opaque__ a, __ev64_opaque__ b );

__ev64_opaque__ __ev_mhogsmfan( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhogsmian( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhogumian( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhegsmfan( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhegsmian( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhegumian( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev64_opaque__( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mhogumian
__ev64_opaque__ __ev_mhogumfan( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mhegumian
__ev64_opaque__ __ev_mhegumfan( __ev64_opaque__ a, __ev64_opaque__ b );

__ev64_opaque__ __ev_mwhssf( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhsmf( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhsmi( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhumi( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhssfa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhsmfa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhsmia( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhumia( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev64_opaque__( __ev64_opaque__ a, __ev64_opaque__ b );

/// maps to __ev_mwhumi
__ev64_opaque__ __ev_mwhumf( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mwhumia
__ev64_opaque__ __ev_mwhumfa( __ev64_opaque__ a, __ev64_opaque__ b );

__ev64_opaque__ __ev_mwlumi( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwlumia( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwlssiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwlssiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwlssiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwlssiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwlssianw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwlsmianw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwlusianw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwlumianw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhssaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhssf(a,b);
__ev_addssiaaw(temp);
__ev64_opaque__ __ev_mwhssiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhsmi(a,b);
__ev_addssiaaw(temp);
__ev64_opaque__ __ev_mwhssfaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhssf(a,b);
__ev_addssfaaw(temp);
__ev64_opaque__ __ev_mwhsmfaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhsmf(a,b);
__ev_addsmfaaw(temp);
__ev64_opaque__ __ev_mwhsmiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhsmi(a,b);
__ev_addsmiaaw(temp);
__ev64_opaque__ __ev_mwhusiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhum(a,b);
__ev_addusiaaw(temp);
__ev64_opaque__ __ev_mwhumiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhum(a,b);
__ev_addumiaaw(temp);

// maps to __ev_mwhusiaaw
__ev64_opaque__ __ev_mwhusfaaw( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mwhumiaaw
__ev64_opaque__ __ev_mwhumfaaw( __ev64_opaque__ a, __ev64_opaque__ b );

__ev64_opaque__ __ev_mwhssfanw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhssf(a,b);
__ev_subfssiaaw(temp);
__ev64_opaque__ __ev_mwhssianw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhsmi(a,b);
__ev_subfssiaaw(temp);
__ev64_opaque__ __ev_mwhsmfanw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhsmf(a,b);
__ev_subfsmiaaw(temp);
__ev64_opaque__ __ev_mwhsmianw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhsmi(a,b);
__ev_subfsmiaaw(temp);
__ev64_opaque__ __ev_mwhusianw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhum(a,b);
__ev_subfusiaaw(temp);
Basic Instruction Mapping

**

__ev64_opaque__ __ev_mwhgssfaa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhsfa(a,b);
// Note: the upper 32 bits of the immediate is a do not care. Therefore
// we spec {1, 1} because it can easily be generated by a __ev_splati(1)
__ev_mwsmaia(temp, (__ev64_u32__){1, 1});

__ev64_opaque__ __ev_mwhgsmfaa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhsmf(a,b);
// Note: the upper 32 bits of the immediate is a do not care. Therefore
// we spec {1, 1} because it can easily be generated by a __ev_splati(1)
__ev_mwsmaia(temp, (__ev64_u32__){1, 1});

__ev64_opaque__ __ev_mwhgumiaa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhumi(a,b);
// Note: the upper 32 bits of the immediate is a do not care. Therefore
// we spec {1, 1} because it can easily be generated by a __ev_splati(1)
__ev_mwumiaa(temp, (__ev64_u32__){1, 1});

// maps to __ev_mwhgumiaa
__ev64_opaque__ __ev_mwhgumfaa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhgssfan( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhssf(a,b);
// Note: the upper 32 bits of the immediate is a do not care. Therefore
// we spec {1, 1} because it can easily be generated by a __ev_splati(1)
__ev_mwsmaian(temp, (__ev64_u32__){1, 1});

__ev64_opaque__ __ev_mwhgsmfan( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhsmf(a,b);
// Note: the upper 32 bits of the immediate is a do not care. Therefore
// we spec {1, 1} because it can easily be generated by a __ev_splati(1)
__ev_mwsmaian(temp, (__ev64_u32__){1, 1});

__ev64_opaque__ __ev_mwhgsmian( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhsmi(a,b);
// Note: the upper 32 bits of the immediate is a do not care. Therefore
// we spec {1, 1} because it can easily be generated by a __ev_splati(1)
__ev_mwumian(temp, (__ev64_u32__){1, 1});

__ev64_opaque__ __ev_mwhgumian( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhumi(a,b);
// Note: the upper 32 bits of the immediate is a do not care. Therefore
// we spec {1, 1} because it can easily be generated by a __ev_splati(1)
__ev_mwumian(temp, (__ev64_u32__){1, 1});
// maps to __ev_mwghumian
__ev64_opaque__ __ev_mwghumfan( __ev64_opaque__ a, __ev64_opaque__ b );

NOTE:
An optimizing compiler should be able to improve performance by scheduling the instructions implementing an intrinsic, that is, __ev_mwghumfan.

** END OF NOT SUPPORTED **

__ev64_opaque__ __ev_mwssf( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwsmf( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwsm( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwumi( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwssfa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwsmfa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwsmia( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwumia( __ev64_opaque__ a, __ev64_opaque__ b );
// maps to __ev_mwumi
__ev64_opaque__ __ev_mwumf( __ev64_opaque__ a, __ev64_opaque__ b );
// maps to __ev_mwumia
__ev64_opaque__ __ev_mwumfa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwssfaa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwsmfaa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwsmiaa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwumiaa( __ev64_opaque__ a, __ev64_opaque__ b );
// maps to __ev_mwumiaa
__ev64_opaque__ __ev_mwumfaa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwssfan( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwsmfan( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwsmfan( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwumiian( __ev64_opaque__ a, __ev64_opaque__ b );
// maps to __ev_mwumiian
__ev64_opaque__ __ev_mwumfan( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_addssiaaw( __ev64_opaque__ a );
__ev64_opaque__ __ev_addsiaaw( __ev64_opaque__ a );
__ev64_opaque__ __ev_addusiaaw( __ev64_opaque__ a );
__ev64_opaque__ __ev_addumiaaw( __ev64_opaque__ a );
// maps to __ev_addusiaaw
__ev64_opaque__ __ev_addusfaaw( __ev64_opaque__ a );
// maps to __ev_addumiaaw
__ev64_opaque__ __ev_addumfaaw( __ev64_opaque__ a );
// maps to __ev_addmiaaw
__ev64_opaque__ __ev_addsmfaaw( __ev64_opaque__ a );
// maps to __ev_addssiaaw
__ev64_opaque__ __ev_addssfaaw( __ev64_opaque__ a );
__ev64_opaque__ __ev_subfssiaaw( __ev64_opaque__ a );
__ev64_opaque__ __ev_subfsmiaaw( __ev64_opaque__ a );
__ev64_opaque__ __ev_subfusiaaw( __ev64_opaque__ a );
__ev64_opaque__ __ev_subfumiaaw( __ev64_opaque__ a );
// maps to __ev_subfusiaaw
__ev64_opaque__ __ev_subfusfaaw( __ev64_opaque__ a );
// maps to __ev_subfumiaaw
__ev64_opaque__ __ev_subfumfaaw( __ev64_opaque__ a );
// maps to __ev_subfsmiaaw
__ev64_opaque__ __ev_subfsmfaaw( __ev64_opaque__ a );
// maps to __ev_subfssiaaw
__ev64_opaque__ __ev_subfssfaaw( __ev64_opaque__ a );

# Floating-Point SIMD Instructions

__ev64_opaque__ __ev_fsabs( __ev64_opaque__ a);
__ev64_opaque__ __ev_fsnabs( __ev64_opaque__ a)
__ev64_opaque__ __ev_fsneg( __ev64_opaque__ a);
__ev64_opaque__ __ev_fsadd( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_fssub( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_fsmul( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_fsddiv( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_fscfui( __ev64_opaque__ b);
__ev64_opaque__ __ev_fscfsi( __ev64_opaque__ b)
__ev64_opaque__ __ev_fscfuf( __ev64_opaque__ b);
__ev64_opaque__ __ev_fscfsf( __ev64_opaque__ b);
__ev64_opaque__ __ev_fsctui( __ev64_opaque__ b);
__ev64_opaque__ __ev_fsctsi( __ev64_opaque__ b)
__ev64_opaque__ __ev_fsctuf( __ev64_opaque__ b);
__ev64_opaque__ __ev_fsctsf( __ev64_opaque__ b);
__ev64_opaque__ __ev_fsctuiz( __ev64_opaque__ b);
__ev64_opaque__ __ev_fsctsiz( __ev64_opaque__ b);

# creation/insertion/extraction
Chapter 4
Additional Operations

4.1 Data Manipulation

The intrinsics in section one act like functions with parameters that are passed by value. Figure 4-1 and Figure 4-2 show the layout of a __ev64_opaque__ variable in the register with reference to creation, insertion, and extraction routines (regardless of endianess).

Figure 4-2 shows byte, half-word, and word ordering.

4.1.1 Creation Intrinsics

These intrinsics create new generic 64-bit opaque data types from the given inputs passed by value. More specifically, they are created from the following inputs: 1 signed or unsigned 64-bit integer, 2 single-precision floats, 2 signed or unsigned 32-bit integers, or 4 signed or unsigned 16-bit integers.

```c
__ev64_opaque__ __ev_create_u64( uint64_t a );
__ev64_opaque__ __ev_create_s64( int64_t a );
__ev64_opaque__ __ev_create_fs( float a, float b );
```
4.1.2 Convert Intrinsics

These intrinsics convert a generic 64-bit opaque data type to a specific signed or unsigned integral form.

```c
uint64_t __ev_convert_u64( __ev64_opaque__ a );
int64_t __ev_convert_s64( __ev64_opaque__ a );
```

4.1.3 Get Intrinsics

These intrinsics allow the user to access data from within a specified location of the generic 64-bit opaque data type.

4.1.3.1 Get_Upper/Lower

These intrinsics specify whether the upper 32-bits or lower 32-bits of the 64-bit opaque data type are returned. Only signed/unsigned 32-bit integers or single-precision floats are returned.

```c
uint32_t __ev_get_upper_u32( __ev64_opaque__ a );
uint32_t __ev_get_lower_u32( __ev64_opaque__ a );
int32_t __ev_get_upper_s32( __ev64_opaque__ a );
int32_t __ev_get_lower_s32( __ev64_opaque__ a );
float __ev_get_upper_fs( __ev64_opaque__ a );
float __ev_get_lower_fs( __ev64_opaque__ a );
```

// maps to __ev_get_upper_u32
uint32_t __ev_get_upper_ufix32_u32( __ev64_opaque__ a );

// maps to __ev_get_lower_u32
uint32_t __ev_get_lower_ufix32_u32( __ev64_opaque__ a );
// maps to __ev_get_upper_s32
int32_t __ev_get_upper_sfix32_s32( __ev64_opaque__ a );

// maps to __ev_get_lower_s32
int32_t __ev_get_lower_sfix32_s32( __ev64_opaque__ a );

// equivalent to __ev_get_sfix32_fs(a, 0);
float __ev_get_upper_sfix32_fs( __ev64_opaque__ a );

// equivalent to __ev_get_sfix32_fs(a, 1);
float __ev_get_lower_sfix32_fs( __ev64_opaque__ a );

// equivalent to __ev_get_ufix32_fs(a, 0);
float __ev_get_upper_ufix32_fs( __ev64_opaque__ a );

// equivalent to __ev_get_ufix32_fs(a, 1);
float __ev_get_lower_ufix32_fs( __ev64_opaque__ a );

### 4.1.3.2 Get Explicit Position

These intrinsics allow the user to specify the position (pos) in the 64-bit opaque data type where
the data is accessed and returned. The position is 0 or 1 for words and either 0, 1, 2, or 3 for
half-words.

```c
uint32_t __ev_get_u32( __ev64_opaque__ a, uint32_t pos );
int32_t  __ev_get_s32( __ev64_opaque__ a, uint32_t pos );
float  __ev_get_fs( __ev64_opaque__ a, uint32_t pos );
uint16_t __ev_get_u16( __ev64_opaque__ a, uint32_t pos );
int16_t  __ev_get_s16( __ev64_opaque__ a, uint32_t pos );
```

// maps to __ev_get_u32
uint32_t __ev_get_ufix32_u32( __ev64_opaque__ a, uint32_t pos );

// maps to __ev_get_s32
int32_t  __ev_get_sfix32_s32( __ev64_opaque__ a, uint32_t pos );

// equivalent to __ev_get_sfix32_fs(a, 0);
float __ev_get_upper_sfix32_fs( __ev64_opaque__ a );

// equivalent to __ev_get_sfix32_fs(a, 1);
float __ev_get_lower_sfix32_fs( __ev64_opaque__ a );

### 4.1.4 Set Intrinsics

These intrinsics provide the capability of setting values in a 64-bit opaque data type that the
intrinsic or the user specifies.

```c
// maps to __ev_get_u32
uint32_t __ev_get_ufix32_u32( __ev64_opaque__ a, uint32_t pos );

// maps to __ev_get_s32
int32_t  __ev_get_sfix32_s32( __ev64_opaque__ a, uint32_t pos );

float  __ev_get_ufix32_fs( __ev64_opaque__ a, uint32_t pos );
float  __ev_get_sfix32_fs( __ev64_opaque__ a, uint32_t pos );
```
4.1.4.1 Set_Upper/Lower

These intrinsics specify which word (either upper or lower 32-bits) of the 64-bit opaque data type is set to input value b.

```c
__ev64_opaque__ __ev_set_upper_u32( __ev64_opaque__ a, uint32_t b );
__ev64_opaque__ __ev_set_lower_u32( __ev64_opaque__ a, uint32_t b );
__ev64_opaque__ __ev_set_upper_s32( __ev64_opaque__ a, int32_t b );
__ev64_opaque__ __ev_set_lower_s32( __ev64_opaque__ a, int32_t b );
__ev64_opaque__ __ev_set_upper_fs( __ev64_opaque__ a, float b );
__ev64_opaque__ __ev_set_lower_fs( __ev64_opaque__ a, float b );
```

// maps to __ev_set_upper_u32
__ev64_opaque__ __ev_set_upper_ufix32_u32( __ev64_opaque__ a, uint32_t b );

// maps to __ev_set_lower_u32
__ev64_opaque__ __ev_set_lower_ufix32_u32( __ev64_opaque__ a, uint32_t b );

// maps to __ev_set_upper_s32
__ev64_opaque__ __ev_set_upper_sfix32_s32( __ev64_opaque__ a, int32_t b );

// maps to __ev_set_lower_s32
__ev64_opaque__ __ev_set_lower_sfix32_s32( __ev64_opaque__ a, int32_t b );

// equivalent to __ev_set_sfix32_fs(a, b, 0);
__ev64_opaque__ __ev_set_upper_sfix32_fs( __ev64_opaque__ a, float b );

// equivalent to __ev_set_sfix32_fs(a, b, 1);
__ev64_opaque__ __ev_set_lower_sfix32_fs( __ev64_opaque__ a, float b );

// equivalent to __ev_set_ufix32_fs(a, b, 0);
__ev64_opaque__ __ev_set_upper_ufix32_fs( __ev64_opaque__ a, float b );

// equivalent to __ev_set_ufix32_fs(a, b, 1);
__ev64_opaque__ __ev_set_lower_ufix32_fs( __ev64_opaque__ a, float b );

4.1.4.2 Set Accumulator

These intrinsics initialize the accumulator to the input value a.

```c
__ev64_opaque__ __ev_set_acc_u64( uint64_t a );
__ev64_opaque__ __ev_set_acc_s64( int64_t a );
__ev64_opaque__ __ev_set_acc_vec64( __ev64_opaque__ a );
```
4.1.4.3 Set Explicit Position

These intrinsics set the 64-bit opaque input value a to the value in b based on the position given in pos. Unlike the intrinsics in 4.1.4.1, the positional value is specified by the user to be either 0 or 1 for words or 0, 1, 2, or 3 for half-words.

```c
__ev64_opaque__ __ev_set_u32( __ev64_opaque__ a, uint32_t b, uint32_t pos );
__ev64_opaque__ __ev_set_s32( __ev64_opaque__ a, int32_t b, uint32_t pos );
__ev64_opaque__ __ev_set_fs( __ev64_opaque__ a, float b, uint32_t pos );
__ev64_opaque__ __ev_set_u16( __ev64_opaque__ a, uint16_t b, uint32_t pos );
__ev64_opaque__ __ev_set_s16( __ev64_opaque__ a, int16_t b, uint32_t pos );
```

// maps to __ev_set_u32
```c
__ev64_opaque__ __ev_set_ufix32_u32( __ev64_opaque__ a, uint32_t b, uint32_t pos);  // maps to __ev_set_s32
```

// maps to __ev_set_s32
```c
__ev64_opaque__ __ev_set_sfix32_s32( __ev64_opaque__ a, int32_t b, uint32_t pos);
__ev64_opaque__ __ev_set_ufix32_fs( __ev64_opaque__ a, float b, uint32_t pos );
__ev64_opaque__ __ev_set_sfix32_fs( __ev64_opaque__ a, float b, uint32_t pos );
```

4.2 Signal Processing Engine (SPE) APU Registers

The SPE includes the following two registers:

- The signal processing and embedded floating-point status and control register (SPEFSCR), described in Section 4.2.1, “Signal Processing and Embedded Floating-Point Status and Control Register (SPEFSCR).”
- A 64-bit accumulator, described in Section 3.1.2, “Accumulator (ACC).”
4.2.1 Signal Processing and Embedded Floating-Point Status and Control Register (SPEFSCR)

The SPEFSCR, which is shown in Figure 4-3, is used for status and control of SPE instructions.

![Figure 4-3](image)

Table 4-1 describes SPEFSCR bits.

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td>SOVH</td>
<td>Summary integer overflow high. Set whenever an instruction (except mtsp) sets OVH. SOVH remains set until it is cleared by an mtsp[SPEFSCR].</td>
</tr>
<tr>
<td>33</td>
<td>OVH</td>
<td>Integer overflow high. An overflow occurred in the upper half of the register while executing a SPE integer instruction.</td>
</tr>
<tr>
<td>34</td>
<td>FGH</td>
<td>Embedded floating-point guard bit high. Floating-point guard bit from the upper half. The value is undefined if the processor takes a floating-point exception due to input error, floating-point overflow, or floating-point underflow.</td>
</tr>
<tr>
<td>35</td>
<td>FXH</td>
<td>Embedded floating-point sticky bit high. Floating bit from the upper half. The value is undefined if the processor takes a floating-point exception due to input error, floating-point overflow, or floating-point underflow.</td>
</tr>
<tr>
<td>36</td>
<td>FINVH</td>
<td>Embedded floating-point invalid operation error high. Set when an input value on the high side is a NaN, Inf, or Denorm. Also set on a divide if both the dividend and divisor are zero.</td>
</tr>
<tr>
<td>37</td>
<td>FDBZH</td>
<td>Embedded floating-point divide by zero error high. Set if the dividend is non-zero and the divisor is zero.</td>
</tr>
<tr>
<td>38</td>
<td>FUNFH</td>
<td>Embedded floating-point underflow error high</td>
</tr>
<tr>
<td>39</td>
<td>FOVFH</td>
<td>Embedded floating-point overflow error high</td>
</tr>
<tr>
<td>40–41</td>
<td>—</td>
<td>Reserved, and should be cleared</td>
</tr>
<tr>
<td>Bits</td>
<td>Name</td>
<td>Function</td>
</tr>
<tr>
<td>------</td>
<td>--------</td>
<td>------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>42</td>
<td>FINXS</td>
<td>Embedded floating-point inexact sticky. FINXS = FINXS</td>
</tr>
<tr>
<td>43</td>
<td>FINVS</td>
<td>Embedded floating-point invalid operation sticky. Location for software to use when implementing true IEEE floating point.</td>
</tr>
<tr>
<td>44</td>
<td>FDBZS</td>
<td>Embedded floating-point divide by zero sticky. FDBZS = FDBZS</td>
</tr>
<tr>
<td>45</td>
<td>FUNFS</td>
<td>Embedded floating-point underflow sticky. Storage location for software to use when implementing true IEEE floating point.</td>
</tr>
<tr>
<td>46</td>
<td>FOVFS</td>
<td>Embedded floating-point overflow sticky. Storage location for software to use when implementing true IEEE floating point.</td>
</tr>
<tr>
<td>47</td>
<td>MODE</td>
<td>Embedded floating-point mode (read-only on e500)</td>
</tr>
<tr>
<td>48</td>
<td>SOV</td>
<td>Integer summary overflow. Set whenever an SPE instruction (except mtspr) sets OV. SOV remains set until it is cleared by mtspr[SPEFSCR].</td>
</tr>
<tr>
<td>49</td>
<td>OV</td>
<td>Integer overflow. An overflow occurred in the lower half of the register while a SPE integer instruction was executed.</td>
</tr>
<tr>
<td>50</td>
<td>FG</td>
<td>Embedded floating-point guard bit. Floating-point guard bit from the lower half. The value is undefined if the processor takes a floating-point exception due to input error, floating-point overflow, or floating-point underflow.</td>
</tr>
<tr>
<td>51</td>
<td>FX</td>
<td>Embedded floating-point sticky bit. Floating bit from the lower half. The value is undefined if the processor takes a floating-point exception due to input error, floating-point overflow, or floating-point underflow.</td>
</tr>
<tr>
<td>52</td>
<td>FINV</td>
<td>Embedded floating-point invalid operation error. Set when an input value on the high side is a NaN, Inf, or Denorm. Also set on a divide if both the dividend and divisor are zero.</td>
</tr>
<tr>
<td>53</td>
<td>FDBZ</td>
<td>Embedded floating-point divide by zero error. Set of the dividend is non-zero and the divisor is zero.</td>
</tr>
<tr>
<td>54</td>
<td>FUNF</td>
<td>Embedded floating-point underflow error</td>
</tr>
<tr>
<td>55</td>
<td>FOFV</td>
<td>Embedded floating-point overflow error</td>
</tr>
<tr>
<td>56</td>
<td>—</td>
<td>Reserved, and should be cleared</td>
</tr>
<tr>
<td>57</td>
<td>FINXE</td>
<td>Embedded floating-point inexact enable</td>
</tr>
<tr>
<td>58</td>
<td>FINVE</td>
<td>Embedded floating-point invalid operation/input error exception enable</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>Exception disabled</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Exception enabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If the exception is enabled, a floating-point data exception is taken if FINV or FINVH is set by a floating-point instruction.</td>
</tr>
<tr>
<td>59</td>
<td>FDBZFE</td>
<td>Embedded floating-point divide-by-zero exception enable</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>Exception disabled</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Exception enabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If the exception is enabled, a floating-point data exception is taken if FDBZ or FDBZH is set by a floating-point instruction.</td>
</tr>
<tr>
<td>60</td>
<td>FUNFE</td>
<td>Embedded floating-point underflow exception enable</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>Exception disabled</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Exception enabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If the exception is enabled, a floating-point data exception is taken if FUNF or FUNFH is set by a floating-point instruction.</td>
</tr>
</tbody>
</table>
4.2.2 SPEFSCR Intrinsics

The following sections discuss SPEFSCR low-level accessors and SPEFSCR Clear and Set functions.

4.2.2.1 SPEFSCR Low-Level Accessors

These intrinsics allow the user to access specific bits in the status and control registers.

```c
uint32_t __ev_get_spefscr_sovh( );
uint32_t __ev_get_spefscr_ovh( );
uint32_t __ev_get_spefscr_fgh( );
uint32_t __ev_get_spefscr_fxh( );
uint32_t __ev_get_spefscr_finvh( );
uint32_t __ev_get_spefscr_fdbzh( );
uint32_t __ev_get_spefscr_funfh( );
uint32_t __ev_get_spefscr_fovfh( );
uint32_t __ev_get_spefscr_finxs( );
uint32_t __ev_get_spefscr_finvs( );
uint32_t __ev_get_spefscr_fdbzs( );
uint32_t __ev_get_spefscr_funfs( );
uint32_t __ev_get_spefscr_fovfs( );
uint32_t __ev_get_spefscr_mode( );
```

61 FOVFE Embedded floating-point overflow exception enable

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>61</td>
<td>FOVFE</td>
<td>Embedded floating-point overflow exception enable</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td>Exception disabled</td>
</tr>
<tr>
<td>1</td>
<td></td>
<td>Exception enabled</td>
</tr>
</tbody>
</table>

If the exception is enabled, a floating-point data exception is taken if FOVF or FOVFH is set by a floating-point instruction.

62–63 FRMC Embedded floating-point rounding mode control

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>62–63</td>
<td>FRMC</td>
<td>Embedded floating-point rounding mode control</td>
</tr>
<tr>
<td>00</td>
<td></td>
<td>Round to nearest</td>
</tr>
<tr>
<td>01</td>
<td></td>
<td>Round toward zero</td>
</tr>
<tr>
<td>10</td>
<td></td>
<td>Round toward +infinity</td>
</tr>
<tr>
<td>11</td>
<td></td>
<td>Round toward -infinity</td>
</tr>
</tbody>
</table>

Table 4-1. SPEFSCR Field Descriptions (continued)
uint32_t __ev_get_spefscr_finve( );
uint32_t __ev_get_spefscr_fdbze( );
uint32_t __ev_get_spefscr_funfe( );
uint32_t __ev_get_spefscr_fovfe( );

uint32_t __ev_get_spefscr_frmc( );

SPEFSCR Clear and Set Functions

These intrinsics allow the user to clear and set specific bits in the status and control register. Note that the user can set only the rounding mode bits.

void __ev_clr_spefscr_sovh( );
void __ev_clr_spefscr_sov( );

void __ev_clr_spefscr_finxs( );
void __ev_clr_spefscr_finvs( );
void __ev_clr_spefscr_fdbzs( );
void __ev_clr_spefscr_funfs( );
void __ev_clr_spefscr_fovfs( );

void __ev_set_spefscr_frmc( uint32_t rnd );
    // rnd = 0 (nearest), rnd = 1 (zero),
    // rnd = 2 (+inf), rnd = 3 (-inf)

4.3 Application Binary Interface (ABI) Extensions

The following sections discuss ABI extensions.

4.3.1 malloc(), realloc(), calloc(), and new

The malloc(), realloc(), and calloc() functions are required to return a pointer with the proper alignment for the object in question. Therefore, to conform to the ABI, these functions must return pointers to memory locations that are at least 8-byte aligned. In the case of the C++ operator new, the implementation of new is required to use the appropriate set of functions based on the alignment requirements of the type.

4.3.2 printf Example

The programming model specifies several new conversion format tokens. The programming model expects a combination of existing format tokens, new format tokens, and __ev_get_* intrinsics. Table 4-2 lists new tokens specified to handle fixed-point data types.
Additional Operations

Table 4-2. New Tokens for Fixed-Point Data Types

<table>
<thead>
<tr>
<th>Token</th>
<th>Data Representation</th>
</tr>
</thead>
<tbody>
<tr>
<td>%hr</td>
<td>Signed 16-bit fixed point</td>
</tr>
<tr>
<td>%r</td>
<td>Signed 32-bit fixed point</td>
</tr>
<tr>
<td>%lr</td>
<td>Signed 64-bit fixed point</td>
</tr>
<tr>
<td>%hR</td>
<td>Unsigned 16-bit fixed point</td>
</tr>
<tr>
<td>%R</td>
<td>Unsigned 32-bit fixed point</td>
</tr>
<tr>
<td>%lR</td>
<td>Unsigned 64-bit fixed point</td>
</tr>
</tbody>
</table>

Example:

```c
__ev64_opaque__ a;

a = __ev_create_s32 ( 2, -3 );

printf ( " %d %d \n", __ev_get_upper_s32(a), __ev_get_lower_s32(a) );

// output:
// 2 -3
```

The default precision for the new tokens is 6 digits. The tokens should be treated like the %f token with respect to floating-point values. The same field width and precision options should be respected for the new tokens, as the following example shows:

```c
printf ("%lr", 0x4000);==> "0.500000"
printf ("%r", 0x40000000); ==> "0.500000"
printf ("%hr", 0x4000000000000000ull);==> "0.500000"
printf ("%09.5r",0x40000000);==> "000.50000"
printf ("%09.5f",0.5);==> "000.50000"
```

4.3.3 Additional Library Routines

The functions atosfix16, atosfix32, atosfix64, atoufix16, atoufix32, and atoufix64 need not affect the value of the integer expression errno on an error. If the value of the result cannot be represented, the behavior is undefined.

```c
#include <spe.h>
int16_t atosfix16(const char *str);
int32_t atosfix32(const char *str);
int64_t atosfix64(const char *str);

uint16_t atoufix16(const char *str);
uint32_t atoufix32(const char *str);
uint64_t atoufix64(const char *str);
```
The atosfix16, atosfix32, atosfix64, atoufix16, atoufix32, atoufix64 functions convert the initial portion of the string to which str points to the following numbers:

- 16-bit signed fixed-point number
- 32-bit signed fixed-point number
- 64-bit signed fixed-point number
- 16-bit unsigned fixed-point number
- 32-bit unsigned fixed-point number
- 64-bit unsigned fixed-point number

These numbers are represented as int16_t, int32_t, int64_t, uint16_t, uint32_t, and uint64_t, respectively.

Except for the behavior on error, they are equivalent to the following:

```c
atosfix16: strtosfix16(str, (char **)NULL)
atosfix32: strtosfix32(str, (char **)NULL)
atosfix64: strtosfix64(str, (char **)NULL)
atoufix16: strtoufix16(str, (char **)NULL)
atoufix32: strtoufix32(str, (char **)NULL)
atoufix64: strtoufix64(str, (char **)NULL)
```

```c
#include <spe.h>
int16_t strtosfix16(const char *str, char **endptr);
int32_t strtosfix32(const char *str, char **endptr);
int64_t strtosfix64(const char *str, char **endptr);
uint16_t strtoufix16(const char *str, char **endptr);
uint32_t strtoufix32(const char *str, char **endptr);
uint64_t strtoufix64(const char *str, char **endptr);
```

The strtosfix16, strtosfix32, strtosfix64, strtoufix16, strtoufix32, strtoufix64 functions convert the initial portion of the string to which str points to the following numbers:

- 16-bit signed fixed-point number
- 32-bit signed fixed-point number
- 64-bit signed fixed-point number
- 16-bit unsigned fixed-point number
- 32-bit unsigned fixed-point number
- 64-bit unsigned fixed-point number

These numbers are represented as int16_t, int32_t, int64_t, uint16_t, uint32_t, and uint64_t, respectively.

The functions support the same string representations for fixed-point numbers that the strtod, strtof, strtold functions support, with the exclusion of NAN and INFINITY support.
Additional Operations

For the signed functions, if the input value is greater than or equal to 1.0, positive saturation should occur and errno should be set to ERANGE. If the input value is less than -1.0, negative saturation should occur, and errno should be set to ERANGE.

For the unsigned functions, if the input value is greater than or equal to 1.0, saturation should occur to the upper bound, and errno should be set to ERANGE. If the input value is less than 0.0, saturation should occur to the lower bound and errno should be set to ERANGE.
Chapter 5
Programming Interface Examples

5.1 Data Type Initialization

The following examples show valid and invalid initializations of the SPE data types.

5.1.1 __ev64_opaque__ Initialization

The following examples show valid and invalid initializations of __ev64_opaque__:

- Example 1 (Invalid)
  
  ```
  __ev64_opaque__ x1 = { 0, 1 };
  ```

  This example is invalid because it lacks qualification for interpreting the array initialization. The compiler is unable to interpret whether the array consists of two unsigned integers, two signed integers, four unsigned integers, four signed integers, or two floats.

- Example 2 (Invalid)
  
  ```
  __ev64_opaque__ x2 = (__ev64_opaque__) { 0, 1 };
  ```

  This example is invalid because the qualification provides no additional information for interpreting the array initialization.

- Example 3 (Valid)
  
  ```
  __ev64_opaque__ x3 = (__ev64_u32__) { 0, 1 };
  ```

  This example is valid because the array initialization is qualified so that it provides the compiler with a unique interpretation. The array initialization is interpreted as an __ev64_u32__ with an implicit cast from the __ev64_u32__ to __ev64_opaque__.

- Example 4 (Valid)
  
  ```
  __ev64_opaque__ x4 = (__ev64_opaque__)(__ev64_u32__) { 0, 1 };
  ```

  Although this example is the same as Example 3, it includes an explicit cast, rather than depending on the implicit casting to __ev64_opaque___ on assignment.

- Example 5 (Valid)
  
  ```
  __ev64_opaque__ x5 = (__ev64_u16__) (__ev64_opaque__) (__ev64_u32__) { 0, 1 };
  ```

  This example shows a series of casts; at the end, the result in x5 is no different from what it would be in Example 3. The example depends on the implicit cast from __ev64_u16__ to __ev64_opaque__.
Example 6 (Valid)

```c
__ev64_opaque__ x6 = (__ev64_opaque__) (__ev64_u16__) (__ev64_u32__) { 0, 1 }; 
```

This example shows a series of casts; at the end, the result in x6 is no different from what it would be in Example 3. The example explicitly casts to __ev64_opaque__ rather than depending on the implicit cast.

Example 7 (Valid)

```c
__ev64_opaque__ x7 = (__ev64_u16__) (__ev64_u32__) { 0, 1 }; 
```

This example shows a series of casts; at the end, the result in x6 is no different from what it would be in Example 3. The example depends on the implicit cast from __ev64_u16__ to __ev64_opaque__.

Example 8 (Valid)

```c
__ev64_opaque__ x8 = (__ev64_u16__) { 0, 1, 2, 3 }; 
```

This example is similar to Example 3. It shows that any SPE data types except __ev64_opaque__ can be used to qualify the array initialization.

### 5.1.2 Array Initialization of SPE Data Types

The following examples show array initialization of SPE data types:

- Example 1 shows how to initialize an array of four __ev64_u32__.

```c
__ev64_u32__ x1[4] = {
    { 0, 1 },
    { 2, 3 },
    { 4, 5 },
    { 6, 7 }
};
```

- Example 2 shows how to initialize an array of four __ev64_u16__.

```c
__ev64_u16 x2[4] = {
    { 0, 1, 2, 3 },
    { 4, 5, 6, 7 },
    { 8, 9, 10, 11 },
    { 12, 13, 14, 15 }
};
```

- Example 3 shows how to initialize an array of four __ev64_fs__.

```c
__ev64_fs__ x3[4] = {
    { 1.1f, 2.2f },
    { -3.3f, 4.4f },
    { 5.5f, 6.6f },
    { 7.7f, -8.8f }
};
```
• Example 4 shows explicit casting, and is the same as Example 1:

```c
__ev64_u32__ x4[4] = {
  (__ev64_u32__) {0, 1},
  (__ev64_u32__) {2, 3},
  (__ev64_u32__) {4, 5},
  (__ev64_u32__) {6, 7}
};
```

• Example 5 shows mixed explicit casting. x5[1] is equal to (__ev64_u32__){131075, 262149}.

```c
__ev64_u32__ x5[4] = {
  (__ev64_u32__) {0, 1},
  (__ev64_u16__) {2, 3, 4, 5},
  (__ev64_u32__) {6, 7},
  (__ev64_u32__) {8, 9}
};
```

5.2 Fixed-Point Accessors

The following sections discuss fixed-point accessors.

5.2.1 __ev_create_sfix32_fs

The following examples show use of __ev_create_sfix32_fs:

• Example 1

```c
__ev64_s32__ x1 = __ev_create_sfix32_fs (0.5, -0.125);
// x1 = {0x40000000, 0xF0000000}
```

The floating-point numbers 0.5 and -0.125 are converted to their fixed-point representations and stored in x1.

• Example 2

```c
__ev64_s32__ x2 = __ev_create_sfix32_fs (-1.1, 1.0);
// x2 = {0x80000000, 0x7fffffff}
```

The floating-point numbers are –1.1 and 1.0. Both values are outside of the range that signed fixed-point [–1, 1) supports. Therefore, the results of the conversion are saturated to the most negative number, 0x80000000, and the most positive number, 0x7FFFFFFF.
5.2.2 __ev_create_ufix32_fs

The following examples show use of __ev_create_ufix32_fs:

- Example 1

```c
__ev64_u32__ x1 = __ev_create_ufix32_fs(0.5, 0.125);
// x1 = {0x80000000, 0x20000000}
```

The floating-point numbers 0.5 and 0.125 are converted to their unsigned fixed-point representations and stored in x1.

- Example 2

```c
__ev64_u32__ x2 = __ev_create_ufix32_fs(-1.1, 1.0);
// x2 = {0x00000000, 0xFFFFFFFF}
```

Both floating-point values, –1.1 and 1.0, are outside of the range that unsigned fixed-point [0, 1) supports. Therefore, the results of the conversion are saturated to the lower bound, 0x00000000, and the upper bound, 0xFFFFFFFF.

5.2.3 __ev_set_ufix32_fs

The following examples show use of __ev_set_ufix32_fs:

- Example 1

```c
__ev64_u32__ x1a = { 0x00000000 0xffffffff };
__ev64_u32__ x1b = __ev_set_ufix32_fs (x1a, 0.5, 0);
// x1b = {0x80000000, 0xffffffff}
```

This example shows modification of an element in an SPE variable. The intrinsics work like the create routine in that the floating-point number 0.5 is converted to its unsigned fixed-point representation and placed into element 0.

- Example 2

```c
__ev64_u32__ x2a = { 0x00000000 0xffffffff };
__ev64_u32__ x2b = __ev_set_ufix32_fs (x2a, 1.5, 0);
// x2b = {0xffffffff, 0xffffffff}
```

This example shows modification of an element in an SPE variable. The intrinsics work like the create routine in that the floating-point number 1.5 is saturated to the upper bound for unsigned fixed-point representation and placed into element 0.
5.2.4 __ev_set_sfix32_fs

The following examples show use of __ev_set_sfix32_fs:

- **Example 1**

```c
__ev64_u32__ x1a = { 0x00000000 0xffffffff };  
__ev64_u32__ x1b = __ev_set_sfix32_fs (x1a, 0.5, 0);  
// x1b = {0x40000000, 0xffffffff}
```

This example shows modification of an element in an SPE variable. The intrinsics work like the create routine in that the floating-point number 0.5 is converted to its signed fixed-point representation and placed into element 0.

- **Example 2**

```c
__ev64_s32__ x2a = { 0x00000000 0xffffffff };  
__ev64_s32__ x2b = __ev_set_sfix32_fs (x2a, 1.5, 0);  
// x2b = {0x7fffffff, 0xffffffff}
```

This example shows modification of an element in an SPE variable. The intrinsics work like the create routine in that the floating-point number 1.5 is saturated to the upper bound for signed fixed-point representation and placed into element 0.

5.2.5 __ev_get_ufix32_fs

This example shows extraction of a floating-point number from an SPE variable interpreted as an unsigned fixed-point number. The intrinsic extracts element 1 of the variable and converts it from an unsigned fixed-point number to the closest floating-point representation.

```c
__ev64_u32__ x1 = { 0x80000000, 0xffffffff };  
float f1 = __ev_get_ufix32_fs (x1, 1);  
// f1 = 1.0
```

5.2.6 __ev_get_sfix32_fs

This example shows extraction of a floating-point number from an SPE variable interpreted as a signed fixed-point number. The intrinsic extracts element 0 of the variable and converts it from a signed fixed-point number to the closest floating-point value.

```c
__ev64_s32__ x1 = { 0xf0000000, 0xffffffff };  
float f1 = __ev_get_sfix32_fs (x1, 0);  
// f1 = -0.125
```
5.3  Loads

These examples apply to load and store intrinsics. All of the examples reference the same `ev_table`:

```c
__ev64_u32__ ev_table[] = {
    (__ev64_u32__){0x01020304, 0x05060708},
    (__ev64_u32__){0x090a0b0c, 0x0d0e0f10},
    (__ev64_u32__){0x11121314, 0x15161718},
    (__ev64_u32__){0x191a1b1c, 0x1d1e1f20},
    (__ev64_u32__){0x797a7b7c, 0x7d7e7f80},
    (__ev64_u32__){0x81828384, 0x85868788},
    (__ev64_u32__){0x898a8b8c, 0x8d8e8f90},
    (__ev64_u32__){0x91929394, 0x95969798}
};
```

### 5.3.1 __ev_lddx

This example shows indexing of double-word load. The base pointer is set to the address of `ev_table`. The intrinsic offsets the base pointer by 2 double-words (16 bytes). This load is equivalent to `ev_table[2]`.

```c
__ev64_u32__ x1 = __ev_lddx((__ev64_opaque__ *)(&ev_table[0]), 16);
// x1 = {0x11121314, 0x15161718};
```

### 5.3.2 __ev_ldd

This example shows an immediate double-word load. The base pointer is set to the address of `ev_table`. The intrinsic offsets the base pointer by 2 double-words. This load is equivalent to `ev_table[2]`. The offset in the immediate pointer is scaled by the double-word load size.

```c
__ev64_u32__ x1 = __ev_ldd((__ev64_opaque__ *)(&ev_table[0]), 2);
// x1 = {0x11121314, 0x15161718};
```

### 5.3.3 __ev_lhhesplatx

This example shows an index half-word even splat load. The base pointer is set to the address of `ev_table`. The intrinsic offsets the base pointer by 4 bytes.

```c
__ev64_u32__ x1 = __ev_lhhesplatx((__ev64_opaque__ *)(&ev_table[0]), 4);
// x1 = {0x05060000, 0x05060000}
```
5.3.4 __ev_lhhesplat

This example shows an immediate half-word even splat load. The base pointer is set to the address of ev_table. The intrinsic offsets the base pointer by 4 half-words (8 bytes). Note that the load size, a half-word in this case, scales the offset in the immediate pointer.

```c
__ev64_u32__ x1 = __ev_lhhesplat((__ev64_opaque__ *)&ev_table[0], 4);
// x1 = {0x090a0000, 0x090a0000}
```
Appendix A
Revision History

This appendix provides a list of the major differences between revisions of the *Signal Processing Engine Auxiliary Processing Unit Programming Interface Manual*. This is the initial version of the manual so there currently are no differences.
# Glossary of Terms and Abbreviations

The glossary contains an alphabetical list of terms, phrases, and abbreviations used in this book. Some of the terms and definitions included in the glossary are reprinted from *IEEE Std. 754-1985, IEEE Standard for Binary Floating-Point Arithmetic*, copyright ©1985 by the Institute of Electrical and Electronics Engineers, Inc. with the permission of the IEEE.

Note that some terms are defined in the context of their usage in this book.

<table>
<thead>
<tr>
<th>A</th>
<th><strong>Application binary interface (ABI)</strong>. A standardized interface that defines calling conventions and stack usage between applications and the operating system.</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td><strong>Architecture</strong>. A detailed specification of requirements for a processor or computer system. It does not specify details for implementing the processor or computer system; instead it provides a template for a family of compatible implementations.</td>
</tr>
<tr>
<td>B</td>
<td><strong>Biased exponent</strong>. An exponent whose range of values is shifted by a constant (bias). Typically a bias is provided to allow a range of positive values to express a range that includes both positive and negative values.</td>
</tr>
<tr>
<td></td>
<td><strong>Big-endian</strong>. A byte-ordering method in memory where the address $n$ of a word corresponds to the most-significant byte. In an addressed memory word, the bytes are ordered (left to right) 0, 1, 2, 3, with 0 as the most-significant byte. <em>See Little-endian</em>.</td>
</tr>
<tr>
<td>C</td>
<td><strong>Cast</strong>. A cast expression consists of a left parenthesis, a type name, a right parenthesis, and an operand expression. The cast causes the operand value to be converted to the type name within the parentheses.</td>
</tr>
<tr>
<td>D</td>
<td><strong>Denormalized number</strong>. A nonzero floating-point number whose exponent has a reserved value, usually the format's minimum, and whose explicit or implicit leading significand bit is zero.</td>
</tr>
<tr>
<td>E</td>
<td><strong>Effective address (EA)</strong>. The 32- or 64-bit address specified for a load, store, or an instruction fetch. This address is then submitted to the MMU for translation to either a <em>physical memory</em> address or an I/O address.</td>
</tr>
</tbody>
</table>
**Exponent.** In the binary representation of a floating-point number, the exponent is the component that normally signifies the integer power to which the value two is raised in determining the value of the represented number. *See also Biased exponent.*

**F**

**Fixed-point.** *(see Fractional)*

**Fractional.** SPE supports 16- and 32-bit signed fractional two’s complement data formats. For these two N-bit fractional data types, data is represented using the 1. [N-1] bit format. The MSB is the sign bit (-2^0 ) and the remaining N-1 bits are fractional bits (2^-1 2^-2 ... 2^-(N-1)).

**G**

**General-purpose register (GPR).** Any of the 32 registers in the general-purpose register file. These registers provide the source operands and destination results for all integer data manipulation instructions. Integer load instructions move data from memory to GPRs and store instructions move data from GPRs to memory.

**I**

**IEEE 754.** A standard written by the Institute of Electrical and Electronics Engineers that defines operations and representations of binary floating-point arithmetic.

**Inexact.** Loss of accuracy in an arithmetic operation when the rounded result differs from the infinitely precise value with unbounded range.

**L**

**Least-significant bit (lsb).** The bit of least value in an address, register, data element, or instruction encoding.

**Little-endian.** A byte-ordering method in memory where the address n of a word corresponds to the least-significant byte. In an addressed memory word, the bytes are ordered (left to right) 3, 2, 1, 0, with 3 as the most-significant byte. *See Big-endian.*

**M**

**Mnemonic.** The abbreviated name of an instruction used for coding.

**Modulo.** A value v that lies outside the range of numbers that an n-bit wide destination type can represent is replaced by the low-order n bits of the two’s complement representation of v.

**Most-significant bit (msb).** The highest-order bit in an address, registers, data element, or instruction encoding.
**NaN.** An abbreviation for ‘Not a Number’; a symbolic entity encoded in floating-point format. The two types of NaNs are *signaling* NaNs (SNaNs) and *quiet* NaNs (QNaNs).

**Normalization.** A process by which a floating-point value is manipulated such that it can be represented in the format for the appropriate precision (single- or double-precision). For a floating-point value to be representable in the single- or double-precision format, the leading implied bit must be a 1.

**Overflow.** An error condition that occurs during arithmetic operations when the result cannot be stored accurately in the destination register(s). For example, if two 32-bit numbers are multiplied, the result may not be representable in 32 bits.

**Reserved field.** In a register, a reserved field is one that is not assigned a function. A reserved field may be a single bit. The handling of reserved bits is *implementation-dependent*. Software can write any value to such a bit. A subsequent reading of the bit returns 0 if the value last written to the bit was 0 and returns an undefined value (0 or 1) otherwise.

**Saturate.** A value $v$ that lies outside the range of numbers representable by a destination type is replaced by the representable number closest to $v$.

**Significand.** The component of a binary floating-point number that consists of an explicit or implicit leading bit to the left of its implied binary point and a fraction field to the right.

**SIMD (Single-instruction, multiple-data).** An instruction set architecture that performs operations on multiple, parallel values within a single operand.

**Splat.** To replicate a value in multiple elements of an SIMD target operand.

**Sticky bit.** A bit that when set must be cleared explicitly.

**Supervisor mode.** The privileged operation state of a processor. In supervisor mode, software, typically the operating system, can access all control registers and the supervisor memory space, among other privileged operations.

**Underflow.** An error condition that occurs during arithmetic operations when the result cannot be represented accurately in the destination register. For
example, underflow can happen if two floating-point fractions are multiplied and the result requires a smaller exponent and/or mantissa than the single-precision format can provide. In other words, the result is too small for accurate representation.

**User mode.** The unprivileged operating state of a processor used typically by application software. In user mode, software can only access certain control registers and can access only user memory space. No privileged operations can be performed. Also known as problem state.

**V**

*Vector literal.* A constant expression with a value that is taken as a vector type.

**W**

*Word.* A 32-bit data element.
A
AA instruction field, 3-6
ABI, 1-1, 2-1, 4-9
Accumulator (ACC), 3-4
Address operator, 2-3
Alignment, 2-2
Altivec, 1-1
APU
  accumulator, 3-4
  registers, 3-1
Array initialization, 5-2
Assembly language interface, 1-1
Assignment, 2-3

B
BA instruction field, 3-6
BD instruction field, 3-6
BFA instruction field, 3-6
BI instruction field, 3-6
Big-endian, 4-1, Glossary-1
BO instruction field, 3-6
BT instruction field, 3-6

C
C or C++ languages, 2-1
CIA, 3-10
Convert intrinsics, 4-2
CT instruction field, 3-6

D
D instruction field, 3-6
Data types, 2-2, 5-1
DE instruction field, 3-6
DES instruction field, 3-6

E
E instruction field, 3-6
Embedded floating-point status and control register, 4-6
Endian mode, 1-1
evabs, 3-14, 3-15
evadd, 3-33
evaddiw, 3-16
evaddsmiaaw, 3-12, 3-17
evaddssiaaw, 3-18
evaddumiaaw, 3-19
evaddusiaaw, 3-20
evaddw, 3-21
evandc, 3-34
evcntlzw, 3-47
evdivws, 3-48
evdivwu, 3-49
evextsb, 3-51
evextsh, 3-52
evfssadd, 3-54
evfscstsf, 3-59
evfscstsi, 3-60
evfscstsz, 3-61
evfscstuf, 3-62
evfscstui, 3-63
evfscstuz, 3-64
evfsddiv, 3-65
evfsmul, 3-66
evfssnabs, 3-67
evfssneg, 3-68
evfsssub, 3-69
evldh, 3-72
evldhx, 3-73
evldw, 3-74
evldwx, 3-75
ev lhhesplat, 3-76
ev lhhesplatx, 3-77
ev lhho ssplat, 3-78
ev lhho ssplatx, 3-79
ev lhhousesplat, 3-80
ev lhhow ousplatx, 3-81
evlw he, 3-93
evlw hex, 3-94
evlw hos, 3-95
evlwhosx, 3-96
evlwhou, 3-97
evlwhoux, 3-98
evlwshsplat, 3-99
evlwshsplatx, 3-100
evlw wssplat, 3-101
evlw wssplatx, 3-102
evmergeholi, 3-106
ev mhegs mf an, 3-108
ev mhegs miaa, 3-109
ev mheg smian, 3-110
## Index

<table>
<thead>
<tr>
<th>Code</th>
<th>Pages</th>
</tr>
</thead>
<tbody>
<tr>
<td>evmhegumiaa</td>
<td>3-111, 3-112</td>
</tr>
<tr>
<td>evmhegumian</td>
<td>3-113, 3-114</td>
</tr>
<tr>
<td>evmhesmfa</td>
<td>3-115</td>
</tr>
<tr>
<td>evmhesmfaaw</td>
<td>3-116</td>
</tr>
<tr>
<td>evmhesmfanw</td>
<td>3-117</td>
</tr>
<tr>
<td>evmhesmi</td>
<td>3-118</td>
</tr>
<tr>
<td>evmhesmiaa</td>
<td>3-119</td>
</tr>
<tr>
<td>evmhesmiaw</td>
<td>3-120</td>
</tr>
<tr>
<td>evmheumia</td>
<td>3-129, 3-130</td>
</tr>
<tr>
<td>evmheumiaaw</td>
<td>3-131, 3-132</td>
</tr>
<tr>
<td>evmheumianw</td>
<td>3-133, 3-134</td>
</tr>
<tr>
<td>evmheusiaaw</td>
<td>3-135, 3-137</td>
</tr>
<tr>
<td>evmheusianw</td>
<td>3-138, 3-140</td>
</tr>
<tr>
<td>evmhogsmaf</td>
<td>3-141</td>
</tr>
<tr>
<td>evmhogsmafaw</td>
<td>3-142</td>
</tr>
<tr>
<td>evmhogsmaiaaw</td>
<td>3-143</td>
</tr>
<tr>
<td>evmhogsmaiaw</td>
<td>3-144</td>
</tr>
<tr>
<td>evmhogumiaaw</td>
<td>3-145, 3-146</td>
</tr>
<tr>
<td>evmhogumianw</td>
<td>3-147, 3-148</td>
</tr>
<tr>
<td>evmhosmfa</td>
<td>3-149</td>
</tr>
<tr>
<td>evmhosmfaw</td>
<td>3-150</td>
</tr>
<tr>
<td>evmhosmfanw</td>
<td>3-151</td>
</tr>
<tr>
<td>evmhosmi</td>
<td>3-152</td>
</tr>
<tr>
<td>evmhosmiaaw</td>
<td>3-153</td>
</tr>
<tr>
<td>evmhosmiaw</td>
<td>3-154</td>
</tr>
<tr>
<td>evmhosssf</td>
<td>3-155</td>
</tr>
<tr>
<td>evmhosssfaaw</td>
<td>3-157</td>
</tr>
<tr>
<td>evmhosssfanw</td>
<td>3-159</td>
</tr>
<tr>
<td>evmhosssiaaw</td>
<td>3-161</td>
</tr>
<tr>
<td>evmhosssianw</td>
<td>3-162</td>
</tr>
<tr>
<td>evmhoumi</td>
<td>3-163, 3-164</td>
</tr>
<tr>
<td>evmhoumiaaw</td>
<td>3-165, 3-166</td>
</tr>
<tr>
<td>evmhoumiaw</td>
<td>3-167, 3-168</td>
</tr>
<tr>
<td>evmhoussiaaw</td>
<td>3-169, 3-171</td>
</tr>
<tr>
<td>evmhoussianw</td>
<td>3-173, 3-175</td>
</tr>
<tr>
<td>evmra</td>
<td>3-176</td>
</tr>
<tr>
<td>evmwshsmf</td>
<td>3-177</td>
</tr>
<tr>
<td>evmwshsmi</td>
<td>3-178</td>
</tr>
<tr>
<td>evmwshssf</td>
<td>3-179</td>
</tr>
<tr>
<td>evmwshumi</td>
<td>3-181, 3-182</td>
</tr>
<tr>
<td>evmwslmiaaw</td>
<td>3-183</td>
</tr>
<tr>
<td>evmwslmiaw</td>
<td>3-184</td>
</tr>
<tr>
<td>evmwssliaaw</td>
<td>3-185</td>
</tr>
<tr>
<td>evmwssliaaw</td>
<td>3-186</td>
</tr>
<tr>
<td>evmwslumainw</td>
<td>3-189</td>
</tr>
<tr>
<td>evmwslumiaaw</td>
<td>3-188</td>
</tr>
<tr>
<td>evmwslusiaaw</td>
<td>3-190</td>
</tr>
<tr>
<td>evmwusiaaw</td>
<td>3-191</td>
</tr>
<tr>
<td>evmwsmsmfa</td>
<td>3-192</td>
</tr>
<tr>
<td>evmwsmsmaaw</td>
<td>3-193</td>
</tr>
<tr>
<td>evmwsmsfan</td>
<td>3-194</td>
</tr>
<tr>
<td>evmwsmsiaaw</td>
<td>3-196</td>
</tr>
<tr>
<td>evmwsmsianw</td>
<td>3-197</td>
</tr>
<tr>
<td>evmwwssf</td>
<td>3-198</td>
</tr>
<tr>
<td>evmwwsffan</td>
<td>3-200</td>
</tr>
<tr>
<td>evmwwumiaaw</td>
<td>3-203</td>
</tr>
<tr>
<td>evmwwumianw</td>
<td>3-204</td>
</tr>
<tr>
<td>evneg</td>
<td>3-206</td>
</tr>
<tr>
<td>evnor</td>
<td>3-207</td>
</tr>
<tr>
<td>evor</td>
<td>3-208</td>
</tr>
<tr>
<td>evorc</td>
<td>3-209</td>
</tr>
<tr>
<td>evrlw</td>
<td>3-210</td>
</tr>
<tr>
<td>evrlwi</td>
<td>3-211</td>
</tr>
<tr>
<td>evrmdw</td>
<td>3-212</td>
</tr>
<tr>
<td>evslw</td>
<td>3-224</td>
</tr>
<tr>
<td>evsvwi</td>
<td>3-225</td>
</tr>
<tr>
<td>evsplatfi</td>
<td>3-226</td>
</tr>
<tr>
<td>evsplatli</td>
<td>3-227</td>
</tr>
<tr>
<td>evsrwis</td>
<td>3-228</td>
</tr>
<tr>
<td>evsrwui</td>
<td>3-229</td>
</tr>
<tr>
<td>evsrws</td>
<td>3-230</td>
</tr>
<tr>
<td>evsrwu</td>
<td>3-231</td>
</tr>
<tr>
<td>evstdd</td>
<td>3-232</td>
</tr>
<tr>
<td>evstddx</td>
<td>3-233</td>
</tr>
<tr>
<td>evstdh</td>
<td>3-234</td>
</tr>
<tr>
<td>evstdhx</td>
<td>3-235</td>
</tr>
<tr>
<td>evstdw</td>
<td>3-236</td>
</tr>
<tr>
<td>evstdwx</td>
<td>3-237</td>
</tr>
<tr>
<td>evstwhe</td>
<td>3-238</td>
</tr>
<tr>
<td>evstwho</td>
<td>3-240</td>
</tr>
<tr>
<td>evstwwex</td>
<td>3-243</td>
</tr>
<tr>
<td>evstwwox</td>
<td>3-245</td>
</tr>
<tr>
<td>evsubfsmiaaw</td>
<td>3-246</td>
</tr>
<tr>
<td>evsubfssiaaw</td>
<td>3-247</td>
</tr>
<tr>
<td>evsubfumiaaw</td>
<td>3-248</td>
</tr>
<tr>
<td>evsubfusiaaw</td>
<td>3-249</td>
</tr>
<tr>
<td>evsubbwf</td>
<td>3-250</td>
</tr>
<tr>
<td>evxor</td>
<td>3-263</td>
</tr>
</tbody>
</table>

Examples, programming interface, 5-1

**F**

Fixed-point accessors, 5-3
FXM instruction field, 3-6

**G**

Get intrinsics, 4-2
Get_Upper/Lower, 4-2
H
High-level language interface, 1-1, 2-1

I
Initialization, 2-4, 5-1
Instruction fields
AA, 3-6
BA, 3-6
BD, 3-6
BFA, 3-6
BI, 3-6
BO, 3-6
BT, 3-6
CT, 3-6
D, 3-6
DE, 3-6
DES, 3-6
descriptions, 3-6
E, 3-6
FXM, 3-6
LI, 3-7
LK, 3-7
MB, 3-7
mb, 3-7
ME, 3-7
me, 3-7
NB, 3-7
RA, 3-7
RB, 3-7
Rc, 3-7
RS, 3-7
RT, 3-7
SH, 3-7
sh, 3-7
SI, 3-7
SPRF, 3-7
TO, 3-7
UI, 3-7
WS, 3-7
Instruction mapping, 3-264
Instructions
  evabs, 3-14, 3-15
evadd, 3-33
evaddiw, 3-16
evaddsmiaaw, 3-12, 3-17
evaddssiaaw, 3-18
evaddumiaaw, 3-19
evaddusiaaw, 3-20
evaddw, 3-21
evandc, 3-34
evcntlzw, 3-47
evdivws, 3-48
evdivwu, 3-49
evextsb, 3-51
evextsh, 3-52
evfsmadd, 3-54
evfscsts, 3-59
evfscsti, 3-60
evfscstsiz, 3-61
evfscstuf, 3-62
evfscstu, 3-63
evfscstui, 3-64
evfsddiv, 3-65
evfsmul, 3-66
evfssnabs, 3-67
evfssneg, 3-68
evfssub, 3-69
evldh, 3-72
evldhx, 3-73
evldw, 3-74
evldwx, 3-75
evlhhesplat, 3-76
evlhhesplatx, 3-77
evlhhoosplat, 3-78
evlhhoosplatx, 3-79
evlhhoosplax, 3-80
evlhhoosplax, 3-81
evlwhe, 3-93
evlwhe, 3-94
evlwhos, 3-95
evlwhos, 3-96
evlwhou, 3-97
evlwhoux, 3-98
evlwhosplat, 3-99
evlwhosplatx, 3-100
evlwwsplat, 3-101
evlwwsplatx, 3-102
evmergelohi, 3-106
evmhgesmfan, 3-108
evmhgesmniaa, 3-109
evmhgesmni, 3-110
evmhgesumiaa, 3-111, 3-112
evmhgesumian, 3-113, 3-114
evmhesmfaf, 3-115
evmhesmf, 3-116
evmhesmfanw, 3-117
evmhesmi, 3-118
evmhesmia, 3-119
evmhesmiaw, 3-120
evmhesi, 3-121
evmhesfaaw, 3-123
evmhesfanw, 3-125
evmhesiaaw, 3-127
## Index

<table>
<thead>
<tr>
<th>Function</th>
<th>Page Numbers</th>
</tr>
</thead>
<tbody>
<tr>
<td>evmhessianw</td>
<td>3-128</td>
</tr>
<tr>
<td>evmhheumi</td>
<td>3-129, 3-130</td>
</tr>
<tr>
<td>evmhheumiaaw</td>
<td>3-131, 3-132</td>
</tr>
<tr>
<td>evmhheumianw</td>
<td>3-133, 3-134</td>
</tr>
<tr>
<td>evmheusiaaw</td>
<td>3-135, 3-137</td>
</tr>
<tr>
<td>evmheusianw</td>
<td>3-138, 3-140</td>
</tr>
<tr>
<td>evmhogsmafaa</td>
<td>3-141</td>
</tr>
<tr>
<td>evmhogsman</td>
<td>3-142</td>
</tr>
<tr>
<td>evmhogsmaia</td>
<td>3-143</td>
</tr>
<tr>
<td>evmhogsman</td>
<td>3-144</td>
</tr>
<tr>
<td>evmhogumiaa</td>
<td>3-145, 3-146</td>
</tr>
<tr>
<td>evmhogumian</td>
<td>3-147, 3-148</td>
</tr>
<tr>
<td>evmhosfaaw</td>
<td>3-150</td>
</tr>
<tr>
<td>evmhosmn</td>
<td>3-149</td>
</tr>
<tr>
<td>evmhosmanw</td>
<td>3-151</td>
</tr>
<tr>
<td>evmhosmii</td>
<td>3-152</td>
</tr>
<tr>
<td>evmhosmiao</td>
<td>3-153</td>
</tr>
<tr>
<td>evmhosmianw</td>
<td>3-154</td>
</tr>
<tr>
<td>evmhosssf</td>
<td>3-155</td>
</tr>
<tr>
<td>evmhosssfaw</td>
<td>3-157</td>
</tr>
<tr>
<td>evmhosssfanw</td>
<td>3-159</td>
</tr>
<tr>
<td>evmhosssiaaw</td>
<td>3-161</td>
</tr>
<tr>
<td>evmhosssianw</td>
<td>3-162</td>
</tr>
<tr>
<td>evmhousmi</td>
<td>3-163, 3-164</td>
</tr>
<tr>
<td>evmhousmiao</td>
<td>3-165, 3-166</td>
</tr>
<tr>
<td>evmhousmian</td>
<td>3-167, 3-168</td>
</tr>
<tr>
<td>evmhosssiaaw</td>
<td>3-169, 3-171</td>
</tr>
<tr>
<td>evmhosssianw</td>
<td>3-173, 3-175</td>
</tr>
<tr>
<td>evmra</td>
<td>3-176</td>
</tr>
<tr>
<td>evmwshsmaf</td>
<td>3-177</td>
</tr>
<tr>
<td>evmwshsmi</td>
<td>3-178</td>
</tr>
<tr>
<td>evmwshssf</td>
<td>3-179</td>
</tr>
<tr>
<td>evmwshumi</td>
<td>3-181, 3-182</td>
</tr>
<tr>
<td>evmwslsmaia</td>
<td>3-183</td>
</tr>
<tr>
<td>evmwslsmaio</td>
<td>3-184</td>
</tr>
<tr>
<td>evmwslssiaa</td>
<td>3-185</td>
</tr>
<tr>
<td>evmwslssian</td>
<td>3-186</td>
</tr>
<tr>
<td>evmwslumia</td>
<td>3-188</td>
</tr>
<tr>
<td>evmwslumian</td>
<td>3-189</td>
</tr>
<tr>
<td>evmwslusia</td>
<td>3-190</td>
</tr>
<tr>
<td>evmwslusian</td>
<td>3-191</td>
</tr>
<tr>
<td>evmwsmf</td>
<td>3-192</td>
</tr>
<tr>
<td>evmwsmfioa</td>
<td>3-193</td>
</tr>
<tr>
<td>evmwsmfan</td>
<td>3-194</td>
</tr>
<tr>
<td>evmwsmiia</td>
<td>3-196</td>
</tr>
<tr>
<td>evmwsmian</td>
<td>3-197</td>
</tr>
<tr>
<td>evmwssf</td>
<td>3-198</td>
</tr>
<tr>
<td>evmwssfan</td>
<td>3-200</td>
</tr>
<tr>
<td>evmwmumia</td>
<td>3-203</td>
</tr>
<tr>
<td>evmwmumian</td>
<td>3-204</td>
</tr>
<tr>
<td>evnand</td>
<td>3-205</td>
</tr>
<tr>
<td>evneg</td>
<td>3-206</td>
</tr>
<tr>
<td>evnor</td>
<td>3-207</td>
</tr>
<tr>
<td>evnor</td>
<td>3-207</td>
</tr>
<tr>
<td>evorc</td>
<td>3-208</td>
</tr>
<tr>
<td>evorc</td>
<td>3-209</td>
</tr>
<tr>
<td>evrlw</td>
<td>3-210</td>
</tr>
<tr>
<td>evrlwi</td>
<td>3-211</td>
</tr>
<tr>
<td>evrndw</td>
<td>3-212</td>
</tr>
<tr>
<td>evslw</td>
<td>3-224</td>
</tr>
<tr>
<td>evslwi</td>
<td>3-225</td>
</tr>
<tr>
<td>evspflann</td>
<td>3-226</td>
</tr>
<tr>
<td>evspflas</td>
<td>3-227</td>
</tr>
<tr>
<td>evsrwis</td>
<td>3-228</td>
</tr>
<tr>
<td>evsrwiu</td>
<td>3-229</td>
</tr>
<tr>
<td>evsrws</td>
<td>3-230</td>
</tr>
<tr>
<td>evsrwuu</td>
<td>3-231</td>
</tr>
<tr>
<td>evstdd</td>
<td>3-232</td>
</tr>
<tr>
<td>evstddx</td>
<td>3-233</td>
</tr>
<tr>
<td>evstdh</td>
<td>3-234</td>
</tr>
<tr>
<td>evstdhx</td>
<td>3-235</td>
</tr>
<tr>
<td>evstdw</td>
<td>3-236</td>
</tr>
<tr>
<td>evstdwx</td>
<td>3-237</td>
</tr>
<tr>
<td>evstwhe</td>
<td>3-238</td>
</tr>
<tr>
<td>evstwho</td>
<td>3-240</td>
</tr>
<tr>
<td>evstwwex</td>
<td>3-243</td>
</tr>
<tr>
<td>evstwwux</td>
<td>3-245</td>
</tr>
<tr>
<td>evsubfsmaiaa</td>
<td>3-246</td>
</tr>
<tr>
<td>evsubfsiaa</td>
<td>3-247</td>
</tr>
<tr>
<td>evsubfumiaa</td>
<td>3-248</td>
</tr>
<tr>
<td>evsubfusiaa</td>
<td>3-249</td>
</tr>
<tr>
<td>evsubfw</td>
<td>3-250</td>
</tr>
<tr>
<td>evxor</td>
<td>3-263</td>
</tr>
</tbody>
</table>

**Interface**

- application binary, 1-1
- assembly language, 1-1
- high-level language, 1-1

### L

- LI instruction field, 3-7
- Library routines, 4-10
- LK instruction field, 3-7
- Loads, 5-6

### M

- MB instruction field, 3-7
- mb instruction field, 3-7
- ME instruction field, 3-7
- me instruction field, 3-7
- Mnemonic, 3-12
N
NB instruction field, 3-7
NIA, 3-10

O
Operators, new, 2-3, 2-4

P
Pointer
  arithmetic, 2-3
  dereferencing, 2-3
  type casting, 2-3
PowerPC, xix, 2-1
Prototypes for additional library routines, 2-5

R
RA instruction field, 3-7
RB instruction field, 3-7
Rc instruction field, 3-7
Reading list, xx
References, xx
Register allocation, 2-1
RISC, xix
RS instruction field, 3-7
RT instruction field, 3-7

S
Set Intrinsics, 4-3
SH instruction field, 3-7
sh instruction field, 3-7
SI instruction field, 3-7
Signal processing engine
  APU registers, 3-1
Signal processing engine, APU registers, 3-1
SPRF instruction field, 3-7
Stack frame, 1-1

T
TBR instruction field, 3-7
TO instruction field, 3-7
Type casting, 2-3

U
UI instruction field, 3-7
Undefined, 3-10

V
Vector register, 1-1

W
Website, xix
WS instruction field, 3-7