# 1 Introduction

IEC60730B_CM0_4_1 is the actual version of the core self-test library for NXP devices with the CM0+ core. The library is certified by VDE. It is dedicated for use in applications compliant with the Safety class B standard (specified by IEC 60730, IEC60335 and/or UL 60730, and UL 1998).

The library is released in a precompiled format, together with functional example projects and documentation describing the respective tests.

The library is created in close cooperation with the application team, who have vast experience in customer projects. The customer feedback is also taken into consideration.

## 2 What is new

When compared to the previous version of the library, the main changes are:

- The WDOG function is consolidated - there is now only one function for one reference timer with parameters that enable you to select a correct WDOG refresh sequence.
- The following new devices are added: MK32L2A, MK32L2B, LPC51U68.

### 2.1 Description

The supported devices are as follows:

- MKV1x
- MKLxx
- MKE0x
- MKE1xZ
- K32L2Axx
- K32L2Bxx
- LPC51U68
- LPC84x
- LPC82x
- LPC80x

The supported/recommended IDEs are as follows:

- IAR v8.50 and higher
- Keil μVision V5.33 (C compiler V6) and higher
- MCUXpresso IDE V11.3 and higher

The tested components are as follows:
• CPU registers
• Program counter
• Variable memory (RAM)
• Invariable memory (flash)
• Clock
• Digital I/O
• Analog I/O
• Stack
• Watchdog
• Touch Sensing Interface (TSI)

3 Optimizations, improvements, and changes

3.1 Library

The WDOG test functions are consolidated. The functions which use the same reference timer are merged into one with a parameter to select the refresh sequence.

The WDOG check function is consolidated.

The backup WDOG type `fs_wdog_test_t` is extended (the previous parts are in bold):

```c
typedef struct {
    uint32_t counter;
    uint32_t resets;
    uint32_t wdTestUncompleteFlag;
    uint32_t RefTimerBase;
    uint32_t WdogBase;
    uint32_t pResetDetectRegister;
    uint32_t ResetDetectMask;
} volatile fs_wdog_test_t;
```

- `RefTimerBase` - The base address of the reference timer
- `WdogBase` - The base address of the WDOG used
- `pResetDetectRegister` - The address of the reset-detect register
- `ResetDetectMask` - The mask for the WDOG reset flag

Table 1. Conversion table for WDOG function

<table>
<thead>
<tr>
<th>New/edited function</th>
<th>Covered old function with new parameter</th>
</tr>
</thead>
<tbody>
<tr>
<td>FS_WDOG_Setup_LPTMR()</td>
<td>• FS_WDOG_Setup() - Parameters &quot;FS_KINETIS_WDOG&quot;</td>
</tr>
<tr>
<td></td>
<td>• FS_WDOG_Setup_COP() - Parameters &quot;FS_COP_WDOG&quot;</td>
</tr>
</tbody>
</table>

Table continues on the next page...
Table 1. Conversion table for WDOG function (continued)

<table>
<thead>
<tr>
<th>New/edited function</th>
<th>Covered old function with new parameter</th>
</tr>
</thead>
<tbody>
<tr>
<td>-</td>
<td>• FS_WDOG_Setup_KE1XZ() - Parameters &quot;FS_WDOG32&quot;</td>
</tr>
<tr>
<td>-</td>
<td>• FS_WDOG_Setup_KE1XF() - Parameters &quot;FS_WDOG32&quot;</td>
</tr>
<tr>
<td>FS_WDOG_Setup_IMX_GPT()</td>
<td>• FS_WDOG_Setup_RT() - Parameters &quot;FS_IMXRT&quot;</td>
</tr>
<tr>
<td>-</td>
<td>• Also suitable for I.MX8mx - Parameters &quot;FS_IMX8M&quot;</td>
</tr>
<tr>
<td>FS_WDOG_Check()</td>
<td>The function has the following new parameters:</td>
</tr>
<tr>
<td>-</td>
<td>• &quot;clear_flag&quot; - clears the flag of the WDOG reset</td>
</tr>
<tr>
<td>-</td>
<td>• RegWide8b - if 1 SRS register is read/write as 8b, otherwise as 32b</td>
</tr>
</tbody>
</table>

3.2 Documentation
The documents for all test routines are merged into one document.

3.3 Examples
The example projects are available only in the MCUXpresso SDK as middleware.
To open an example, use the link from the table at http://www.nxp.com/iec60730 or perform the following steps:
- Click Select Development Board.
- Select the supported board and click to add the Safety middleware.
- Build and download the SDK package.
Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer’s applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Converge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, UMEMS, EdgeScale, EdgeLock, eIQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. 2020.

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 12/2020
Document Identifier: IEC60730BCM0L41RN