



| | 308304-TL2-1 | | | |
|--|--|-----------------|--|--|
| Report No : VDE File No : | 5016540-4970-0002/308304 | | | |
| Date of issue | | | | |
| | | | | |
| Laboratory: | | | | |
| Address: | Merianstrasse 28 63069 Offenbach/Main; Germany | | | |
| Testing location/ address: | | | | |
| | Merianstrasse 28 63069 Offenbach/Main; Germany | | | |
| Applicant's name: | NXP Semiconductors Czech Republic s.r.o. | | | |
| Applicant's address: | 1. Maje 1009; 756 61 Roznov pod Radhostem; Republic | Czech | | |
| Applied standard(s) : | DIN EN 60730-1 (VDE 0631-1):2021-06; EN 6 + A1:2019 EN 60730-1:2016/A2:2022 DIN EN 60335-1 (VDE 0700-1):2020-08; EN 60335-1:2012 + AC + A11 + A13 + A1 + A2 + EN 60335-1:2012/A15:2021 IEC 60730-1:2013/AMD1:2015 IEC 60730-1:2013/AMD2:2020 IEC 60335-1:2010/AMD1:2013 IEC 60335-1:2010/AMD1:2013 IEC 60335-1:2010/AMD1:2016 | | | |
| Test item description: | : Micro controller with ARM CM4 and CM7 core | | | |
| Trade Mark: | NP | | | |
| Type reference(s): | File Name | Revision | | |
| | iec60730b_cm4_cm7_reg.S | 4.4 | | |
| | iec60730b_cm4_cm7_reg_fpu.S | 4.1 | | |
| | iec60730b_cm4_cm7_pc.S | 4.1 | | |
| | iec60730b_cm4_cm7_pc_object.S | 4.1 | | |
| | iec60730b_cm4_cm7_flash.S | 4.1 | | |
| | iec60730b_cm4_cm7_ram.S | 4.1 | | |
| | IEC60730B_M4_M7_IAR_v4_4.a* | 4.4 | | |
| | IEC60730B_M4_M7_KEIL_v4_4.lib* | | | |
| | libIEC60730B_M4_M7_MCUX_v4_4.a* | 4.4 | | |
| Remark: | The files marked with * are object code files. | | | |
| Report No.: 308304-TL2-1 | Page 1 | of 27 | | |
| Disclaimer: | · · · · | I | | |
| accordance with the thereafter listed standards or clauses of sta The test report does not entitle for the use of a VDE Certification | rried out on the product submitted. A sample of this product was teste andards resp. n Mark and considers solely the requirements of the specifications me rty, this test report shall be made available on the very spot in full leng | entioned below. | | |





| Test sample condition: | \boxtimes | Non-damaged sample | |
|-----------------------------------|--------------------------|--------------------|-----|
| | Remark: | | */* |
| Sample entry date: | 202 | 3-11-07 | |
| Date (s) of performance of tests: | 2023-11-07 to 2023-11-09 | | |

| Tested by: | | |
|------------------|---|---------------|
| Name, Signature: | J. Schildbach (Authorization of test report) | Jadin Di Usar |
| Function: | Testing engineer | |
| Verified by: | | |
| Name, Signature: | K. Tas | Tas R |
| Function: | Technical Certification Officer | |

| Factory(ies): | NXP Semiconductors Czech; Republic s.r.o. |
|---------------|---|
| | 1. Maje 1009; 756 61 ROZNOV POD RADHOSTEM |
| | CZECH REPUBLIK |

| Possible test case verdicts: | |
|---|----------|
| Test case does not apply to the test object : | N/A |
| Test object does meet the requirement: | P (Pass) |
| Test object does not meet the requirement : | F (Fail) |

| Final Verdict: | \boxtimes | Р | F |
|----------------|-------------|---|---|
| Remark: | */* | | |

| Environmental conditions (if applicable) | Ambient temperature | Atmospheric pressure | Relative humidity |
|--|---------------------|--|----------------------|
| Rated values: | 15-35 °C | 860-1060 hPa | 30-60 % |
| Verified values: | N/A | Range confirmed by: Deutscher Wetterdienst (Meteorological service) | N/A |

| Report No.: | 308304-TL2-1 | Page | 2 | of | 27 |
|-------------|--------------|------|---|----|----|
|-------------|--------------|------|---|----|----|





General Remarks:

Conformity statement:

The VDE decision rule for the statement of conformity is in accordance with IEC Guide 115:2023

General Remarks:

All testing was done with revision mentioned on page 1. In "Type reference", with source code files and object code files with identical test results.

All self-diagnostic routines are executable after reset and during runtime. For variable memory selfdiagnostics the user can select between MARCH-X and MARCH-C algorithm.

The files referenced under this test report are also suitable for device families with CM4 and CM7 core referenced under VDE folder 5016540-4970-0008 for common/peripheral features with its actual test report.

Naming conventions for object code files:

-Standard – IEC60730 (In case of IAR and KEIL) or IibIEC60730 (In case of MCUXpresso)

-Library class compliance according to the IEC60730 standard - B

-The MCU core - M4_M7

-The type of compiler/IDE - IAR or KEIL or MCUX

Identification of the library version – vX.X

- File extension – differs between IDEs that were used for compilation *.a (in case of IAR and MCUXpresso) or *.lib (in case of KEIL)

IEC60730B_M4_M7_IAR_vX_X.a

The object code files revision mentioned on page 1 in "Type reference" section, can be verified by its SHA-256 Hash-Tag shown by an example on next page as follows:

| Report No.: | 308304-TL2-1 | Page | 3 | of | 27 |
|-------------|--------------|------|---|----|----|
|-------------|--------------|------|---|----|----|





| File Name: | SHA-256 Hash-Tag: |
|--------------------------------|--|
| IEC60730B_M4_M7_IAR_v4_4.a | AB17BC19246627F915DF68B360380CE64CEA1114EA6FB0D1BF04F0A661E902C0 |
| IEC60730B_M4_M7_KEIL_v4_4.lib | 8517E1403CE41E17A10019BB31A250385661D05E5AEC8F768ABF0A5D2EC780DB |
| libIEC60730B_M4_M7_MCUX_v4_4.a | 5DE8A4A79E419CDE9FF8AE2AA3A1F5350E81CBB6355BE15965041560D155EB0C |

 Download from internet a utility like "MDS_and_SHA_Checksum_Utility.exe" via the following link: <u>https://download.cnet.com/MD5-SHA-Checksum-Utility/3000-2092_4-10911445.html</u>. (Another example is the link <u>https://www.nirsoft.net/utils/hash_my_files.html</u>. Click to "Download HashMyFiles".)

| | | 2. | Start the utility. | |
|---|----------------------|------------|--|---------------|
| 🚆 MD5 & SHA | Checksum Utility 2.1 | | | |
| Help Check Generate H File: MD5 C SHA-1 | <u> </u> | | | Browse |
| SHA-256 SHA-512 | • | | | Copy SHA-256 |
| Hash: | Verify Hash with | Generated | I Hash (MD5, SHA-1, SHA-256 or SHA-512) Verfy | Copy Al Paste |
| | <u>Ct</u> | eck out th | e Pro Version for More Features | |

Delete the hooks for "MDS", "SHA-1" and SHA-512 (see red arrows).

| Report No.: 308304-TL2-1 | Page | 4 | of | 27 |] |
|--------------------------|------|---|----|----|---|
|--------------------------|------|---|----|----|---|





3. In the windows file explorer mark the downloaded object code file and move it the line "File" (see red arrow).

| elp Check out Pro Version | | | | | X |
|--|--|------------------------------------|--------------------------|--------------------|--------|
| Senerate Hash | 00 | | | | |
| File: J:_KUNDEN\5016000\5016540\4970\0002\257989\NXP_IEC60730_B_2019_2_27\ Browse | C→ → ≪ 4970 → 0002 → 257989 → NXP_IEC60730_B_2019_2_27 | CM0+ IEC60730_Kinetis_Class_B | ✓ 4 / IEC60730_Kineti | is_Class_B durchsu | chen 🔎 |
| MD5 📃 | Datei Bearbeiten Ansicht Extras ? | | | | |
| SHA-1 🔟 | Organisieren 🕶 🧊 Öffnen 🔻 Brennen Neuer Ordner | | | 100 - | 0 |
| HA-256 😨 0457577FA77B098BFC942008FA754EE92815B5AC366FAE81D905F454B6803481 Copy SHA-256 | Name ^ | Änderungsdatum 27.02.2019 14:20 | Typ Größe Dateioroner | | 1 |
| A512 🗌 | Stack | 27.02.2019 14:20 | Dateiordner | | |
| Copy Al | 🔮 🔋 🔒 tsi | 27.02.2019 14:20 | Dateiordner | | |
| Verify Hash with Generated Hash (MD5, SHA-1, SHA-256 or SHA-512) | 🔰 🥼 watchdog | 27.02.2019 14:20 | Dateiordner | | |
| Hash: Paste | IEC60730_B.h | 12.02.2019 10:30 | H-Datei 5 | KB | |
| Verify | ECo. 0_Kinetis_CM0_Class_B_IAR_v3_0.a | 12.02.2019 10:35 | A-Datei 38 | KB | 1 |
| | IEC60730_Kinetis_CM0_Class_B_KEIL_v3_0.lib | 12.02.2019 10:35 | LIB-Datei 26 | KB | |
| Check out the Pro Version for More Features | IEC60730_Kinetis_CM0_Class_B_MCUX_v3_0.a | 14.02.2019 15:41 | A-Datei 25 | KB | - |

The "SHA-256" Hash-Tag for this file will be generated directly (see green arrow).

4. Copy the corresponding Hash-Tag from this test report and insert it to the line "Hash" (see red arrow).

| ſ | TMD5 & SHA Checksum Utility 2.1 |
|---|---|
| | Help Check out Pro Version |
| | Generate Hash |
| | File: J:_KUNDEN\5016000\5016540\4970\0002\257989\NXP_IEC60730_B_2019_2_27\ Browse |
| | MD5 🗐 |
| | SHA-1 |
| | SHA-256 🗹 0457577FA77B09BBFC942008FA754EE92815B5AC366FAE81D905F454B6803481 Copy SHA-256 |
| | SHA-512 🗖 |
| | Copy Al |
| | Verify Hash with Generated Hash (MD5, SHA-1, SHA-256 or SHA-512) |
| | Hash: 2457577FA77B09BBFC942008FA754EE92815B5AC366FAE81D905F454B6803481 Paste |
| | Veity |
| | Check out the Pro Version for More Features |

5. Now press the button "Verify". If both Hash-Tags are identically the window below will pop up.



| Report No.: | 308304-TL2-1 | Page | 5 | of | 27 | |
|-------------|--------------|------|---|----|----|--|
|-------------|--------------|------|---|----|----|--|





Performed Tests IEC 60335-1 (Annex R) Result - Remark Clause Requirement + Test Verdict ANNEX R (NORMATIVE) (60335-1) R SOFTWARE EVALUATION Ρ Programmable electronic circuits requiring Self-test routines for software of software incorporating measures to control class R.1 the fault/error conditions specified in table R.1 or R.2 validated in accordance with the requirements of this annex **R.1** Programmable electronic circuits using software Programmable electronic circuits requiring Ρ software incorporating measures to control the fault/error conditions specified in table R.1 or R.2 constructed so that the software does not impair compliance with the requirements of this standard **R.2** Requirements for the architecture Programmable electronic circuits requiring Ρ software incorporating measures to control the fault/error conditions specified in table R.1 or R.2 use measures to control and avoid software-related faults/errors in safety-related data and safety-related segments of the software R.2.1.1 Programmable electronic circuits requiring software incorporating measures to control the fault/error conditions specified in table R.2 have one of the following structures: - single channel with periodic self-test and N/A monitoring - dual channel (homogenous) with N/A comparison - dual channel (diverse) with comparison N/A Programmable electronic circuits requiring software incorporating measures to control the fault/error conditions specified in table R.1 have one of the following structures: Ρ - single channel with functional test Ρ - single channel with periodic self-test - dual channel without comparison N/A R.2.2 Measures to control faults/errors R.2.2.1 When redundant memory with comparison N/A Report No.: 308304-TL2-1 27 Page 6 of **Disclaimer:** This test report contains the result of a singular investigation carried out on the product submitted. A sample of this product was tested to found the accordance with the thereafter listed standards or clauses of standards resp The test report does not entitle for the use of a VDE Certification Mark and considers solely the requirements of the specifications mentioned below. Whenever reference is made to this test report towards third party, this test report shall be made available on the very spot in full length.





| | is provided on two areas of the same component, the data in one area is stored in a different format from that in the other area | | |
|---------|---|--|-----|
| R.2.2.2 | Programmable electronic circuits with functions requiring software incorporating measures to control the fault/error conditions specified in table R.2 and that use dual channel structures with comparison, have additional fault/error detection means for any fault/errors not detected by the comparison | | N/A |
| R.2.2.3 | For programmable electronic circuits with functions requiring software incorporating measures to control the fault/error conditions specified in table R.1 or R.2, means are provided for the recognition and control of errors in transmissions to external safety-related data paths | | N/A |
| R.2.2.4 | For programmable electronic circuits with functions requiring software incorporating measures to control the fault/error conditions specified in table R.1 or R.2, the programmable electronic circuits incorporate measures to address the fault/errors in safety-related segments and data indicated in table R.1 and R.2 as appropriate | | Ρ |
| R.2.2.5 | For programmable electronic circuits with functions requiring software incorporating measures to control the fault/error conditions specified in table R.1 or R.2, detection of a fault/error occur before compliance with clause 19 is impaired | Self-test routines only; compliance to clause 19 has to be insured by the user of the self-test routines | N/A |
| R.2.2.6 | The software is referenced to relevant parts of the operating sequence and the associated hardware functions | | Р |
| R.2.2.7 | Labels used for memory locations are unique | | Р |
| R.2.2.8 | The software is protected from user alteration of safety-related segments and data | | Р |
| R.2.2.9 | Software and safety-related hardware under its control is initialized and terminates before compliance with clause 19 is impaired | Self-test routines only; compliance to clause 19 has to be insured by the user of the self-test routines | N/A |
| R.3 | Measures to avoid errors | | _ |
| R.3.1 | General | | _ |

| Report No.: | 308304-TL2-1 | Page | 7 | of | 27 |
|-------------------|----------------------|------|---|----|----|
| VDE_Test_Report_e | _Rev3_2021-01-21_dom | | | | |





| | For programmable electronic circuits with func- incorporating measures to control the fault/err or R.2, the following measures to avoid system | or conditions specified in table R.1 | |
|-----------|---|---|-----|
| | Software that incorporates measures used to control the fault/error conditions specified in table R.2 is inherently acceptable for software required to control the fault/error conditions specified in table R.1 | Class R.1 only | N/A |
| R.3.2 | Specification | | — |
| R.3.2.1 | Software safety requirements: | Software Id: Is mentioned on page 1. Section "Type reference" | Р |
| | The specification of the software safety requirements includes the descriptions listed | | Р |
| R.3.2.2 | Software architecture | | |
| R.3.2.2.1 | The specification of the software architecture includes the aspects listed | IEC60730B_Library_User_Guide_ CM4_CM7_v4_4.pdf | Р |
| | - techniques and measures to control software faults/errors (refer to R.2.2); | Revision 0 | |
| | interactions between hardware and software; | | |
| | partitioning into modules and their allocation to the specified safety functions; | | |
| | hierarchy and call structure of the modules (control flow); | | |
| | - interrupt handling; | | |
| | - data flow and restrictions on data access; | | |
| | architecture and storage of data; time-based dependencies of sequences | | |
| | and data | | |
| R.3.2.2.2 | The architecture specification is validated against the specification of the software safety requirements by static analysis | | Р |
| R.3.2.3 | Module design and coding | | |
| R.3.2.3.1 | Based on the architecture design, software is suitably refined into modules | | Р |
| | Software module design and coding is implemented in a way that is traceable to the software architecture and requirements | | Р |
| R.3.2.3.2 | Software code is structured | | Р |
| R.3.2.3.3 | Coded software is validated against the module specification by static analysis | | Р |
| | The module specification is validated against the architecture specification by static analysis | Reviews and source code walk through | Р |
| R.3.3.3 | Software validation | | |
| | The software is validated with reference to the requirements of the software safety | | Р |

| Report No.: | 308304-TL2-1 | Page | 8 | of | 27 |
|--------------------|----------------------|------|---|----|----|
| VDE_Test_Report_e_ | _Rev3_2021-01-21_dom | | | | |





| requirements specification | |
|---|---|
| Compliance is checked by simulation of: | _ |
| - input signals present during normal operation | Р |
| - anticipated occurrences | Р |
| - undesired conditions requiring system action | Р |

| Report No.: | 308304-TL2-1 | Page | 9 | of | 27 |
|-------------------|----------------------|------|---|----|----|
| VDE_Test_Report_e | _Rev3_2021-01-21_dom | | | | |



Г



| | IEC 60730-1 (So | ftware) | |
|--------|--|--|---------|
| Clause | Requirement + Test | Result - Remark | Verdict |
| H.6 | Classification, additions | | _ |
| H.6.18 | Class of control function (A, B,C) | | |
| H.7 | Information in addition to Table 1 provided: | | _ |
| | 66 - Software sequence documentation; clause: H.11.12.2.9; method: X | Self-diagnostiv modules acc. Table R.1/H.1 only | N/A |
| | 67 - Program documentation; clause: H.11.12.2.9, H.11.12.2.12; method: X | | Р |
| | 68 - Software fault analysis; clause: H.11.12, H.27.1.1.4; method: X | | Р |
| | 69 - Software class(es) and structure; clause: H.11.12.2, H.11.12.3, H.27.1.2.2.1, H.27.1.2.3.1; method: D | | Р |
| | 70 - Analytical measures and fault/error control techniques employed; clause: H.11.12.1.2, H.11.12.2.2, H.11.12.2.4; method: X | | Р |
| | 71 - Software fault/error detection time(s) for controls with software Classes B or C; clause: H.2.17.10, H.11.12.2.6; method: X | | Р |
| | 72 - Control response(s) in case of detected fault/error; clause: H.11.12.2.7; method: X | | Р |
| | 93 – Maximum number of reset actions within a time period; clause H.11.12.4.3.6, H.11.12.4.3.4; method: D | | N/A |
| | 94 – Number of remote reset actions; clause H.17.1.4.3; method: X | | N/A |
| | m – Controls with software classes B or C had information provided for safety-related segments of the software. Information on the non-safety related segments was sufficient to establish that they did not influence safety-related segments | | N/A |
| | n – Software sequence was documented and, together with the operating sequence, included a description of the control system philosophy, the control flow, data flow and the timings | | N/A |

Report No.: 308304-TL2-1 Page 10 of 27 VDE_Test_Report_e_Rev3_2021-01-21_dom 27





| | o - Safety-related data and safety-related segments of the software sequence, the malfunction of which could result in non- compliance with the requirements of Clauses 17, 25, 26 and 27, are identified | Р |
|-----------------|---|---------|
| | - Included the operating sequence | N/A |
| | Software fault analysis was related to the hardware fault analysis in Clause H.27 | N/A |
| | q - Programming documentation was supplied in a programming design language declared by the manufacturer | Р |
| | r – Different software classes applied to different control functions | N/A |
| | s - Measures declared are chosen by manufacturer from the requirements of Clauses H.11.12.1.2 to H.11.12.2.4 inclusive | N/A |
| H.11 | Constructional requirements | |
| H.11.12 | Controls using software | |
| | Controls using software were so constructed that the software did not impair control compliance with the requirements of this standard | Р |
| H.11.12.1 | Requirements for the architecture | _ |
| H.11.12.1 .1 | Control functions with software class B or C use measures to control and avoid software-related faults/errors in safety-related data and safety- related segments of the software, as detailed in H.11.12.1.2 to H.11.12.3 inclusive | Р |
| H.11.12.1 .2 | Control functions with software class C have one of the following struct | ures: — |
| | – single channel with periodic self-test and monitoring (H.2.16.7) | N/A |
| | dual channel (homogenous) with comparison (H.2.16.3) | N/A |
| | dual channel (diverse) with comparison (H.2.16.2) | N/A |
| | Control functions with software class B have one of the following struct | ures: — |
| | - single channel with functional test (H.2.16.5) | Р |
| | - single channel with periodic self-test (H.2.16.6) | Р |

| Report No.: | 308304-TL2-1 | Page | 11 | of | 27 |
|--------------------|----------------------|------|----|----|----|
| VDE_Test_Report_e_ | _Rev3_2021-01-21_dom | | | | |





| | - dual channel without comparison (H.2.16.1) | | N/A |
|-----------------|---|--------------------------------|-----|
| H.11.12.1 .3 | Other structure permitted with equivalent level of safety to those in H.11.12.1.2 | | N/A |
| H.11.12.2 | Measures to control faults/errors | | — |
| H.11.12.2 .1 | Redundant memory with comparison provided on two areas of the same component: data stored in different formats | | N/A |
| H.11.12.2 .2 | Software class C using dual channel structures with comparison: additional fault/error detection means | | N/A |
| H.11.12.2 .3 | Software class B or C: means for recognition and control of errors in transmission to external safety-related data paths: Means took into account errors of data, addressing, transmission timing and sequence of protocol | | N/A |
| H.11.12.2 .4 | Software class B or C: within the control, measures are taken to address the fault/errors in safety-related segments and data indicated in Table H.1 and identified in Table 1 requirement 68. | | Ρ |
| H.11.12.2 .5 | Measures others than those specified in H.11.12.2.4 utilized to satisfy the requirements listed in Table H.1 | | N/A |
| H.11.12.2 .6 | Software fault/error detection: | | — |
| | occur not later than declared time(s), Table 1, requirement 71 | | Р |
| | acceptability of declared time(s): evaluated during fault analysis of the control | | Р |
| H.11.12.2 .7 | For controls with functions, classified as Class B o | r C, detection of fault/error: | _ |
| | results in the response declared in Table 1, requirement 72 | | Р |
| | for Class C: independent means capable of performing this response provided | | N/A |
| H.11.12.2 .8 | Class C, dual channel structure, loss of dual channel capability: deemed to be an error | | N/A |
| H.11.12.2 .9 | Software referenced: | | — |

| Report No.: | 308304-TL2-1 | Page | 12 | of | 27 |
|-------------------|----------------------|------|----|----|----|
| VDE_Test_Report_e | _Rev3_2021-01-21_dom | | | | |





| | - to relevant parts of the operating sequence | Р |
|---------------------|--|-----|
| | - to the associated hardware functions | Р |
| H.11.12.2 .10 | Labels used for memory locations are unique | Р |
| H.11.12.2 .11 | Software protected from user alteration of safety- related segments and data | Р |
| H.11.12.2 .12 | Software and safety-related hardware under its control is initialized to and terminates at a declared state, Table 1, requirement 66 | Ρ |
| H.11.12.3 | Measures to avoid errors | _ |
| H.11.12.3 .1 | For controls with software class B or C the measures shown in Figure H.1 to avoid systematic faults are applied | Ρ |
| | Other methods utilized that incorporate disciplined and structured processes including design and test phases | N/A |
| H.11.12.3 .2 | Specification | — |
| H.11.12.3 .2.1 | Software safety requirements | _ |
| H.11.12.3 .2.1.1 | The specification of the software safety requirements includes: | — |
| | A description of each safety related function to be implemented, including its response time(s): - functions related to the application including | Ρ |
| | their related software classes - functions related to the detection, annunciation | |
| | and management of software or hardware faults | |
| | A description of interfaces between software and hardware | Р |
| | A description of interfaces between any safety and non-safety related functions | N/A |
| H.11.12.3 .2.2 | Software architecture | |
| H.11.12.3 .2.2.1 | The description of software architecture include the following aspects: | — |
| | Techniques and measures to control software faults/errors (refer to H.11.12.2) | Р |
| | ı | |

| Report No.: | 308304-TL2-1 | Page | 13 | of | 27 |
|-----------------|-------------------------|------|----|----|----|
| VDE Test Dement | Dev 2, 0004,04,04, deve | | | | |





| | Interactions between hardware and software | Р |
|---------------------|---|-----|
| | Partitioning into modules and their allocation to the specified safety functions | Р |
| | Hierarchy and call structure of the modules (control flow) | Р |
| | Interrupt handling | Р |
| | Data flow and restrictions on data access | Р |
| | Architecture and storage of data | Р |
| | Time based dependencies of sequences and data | Р |
| H.11.12.3 .2.2.2 | The architecture specification is verified against the specification of the software safety requirements by static analysis | Р |
| H.11.12.3 .2.3 | Module design and coding | — |
| H.11.12.3 .2.3.1 | Software is suitably refined into modules. Software module design and coding are implemented in a way that is traceable to the software architecture and requirements. The module design specified: | Р |
| | - function(s) | Р |
| | - interfaces to other modules | N/A |
| | - data | Р |
| H.11.12.3 .2.3.2 | Software code is structured | Р |
| H.11.12.3 .2.3.3 | Coded software is verified against the module specification, and the module specification is verified against the architecture specification by static analysis | Р |
| H.11.12.3 .2.4 | Design and coding standards | Р |
| | Program design and coding standards is used during software design and maintenance | Р |
| | Coding standards : | — |
| | - specified programming practice | Р |
| | - proscribed unsafe language features | Р |

| Report No.: | 308304-TL2-1 | Page | 14 | of | 27 |
|-------------------|----------------------|------|----|----|----|
| VDE_Test_Report_e | _Rev3_2021-01-21_dom | | | | |





| | specify procedures for source code documentation | Р |
|---------------------|---|---|
| | - specify data naming conventions | Р |
| H.11.12.3 .3 | Testing | _ |
| H.11.12.3 .3.1 | Module design (software system design, software module design and coding) | — |
| H.11.12.3 .3.1.1 | A test concept with suitable test cases is defined based on the module design specification. | Р |
| H.11.12.3 .3.1.2 | Each software module is tested as specified within the test concept | Р |
| H.11.12.3 .3.1.3 | Test cases, test data and test results are documented | Р |
| H.11.12.3 .3.1.4 | Code verification of a software module by static means includes such techniques as software inspections, walk-throughs, static analysis and formal proof | Ρ |
| | Code verification of a software module by dynamic means includes functional testing, white-box testing and statistical testing | Р |
| H.11.12.3 .3.2 | Software integration testing | — |
| H.11.12.3 .3.2.1 | A test concept with suitable test cases is defined based on the architecture design specification | Р |
| H.11.12.3 .3.2.2 | The software is tested as specified within the test concept | Р |
| H.11.12.3 .3.2.3 | Test cases, test data and test results are documented | Р |
| H.11.12.3 .3.3 | Software validation | — |
| H.11.12.3 .3.3.1 | A validation concept with suitable test cases is defined based on the software safety requirements specification | Р |
| H.11.12.3 .3.3.2 | The software is validated with reference to the requirements of the software safety requirements specification as specified within the validation concept | Р |
| | The software is exercised by simulation or stimulation of: | |

| Report No.: | 308304-TL2-1 | Page | 15 | of | 27 |
|-------------------|----------------------|------|----|----|----|
| VDE_Test_Report_e | _Rev3_2021-01-21_dom | | | | |





| | input signals present during normal operation | Р |
|---------------------|---|-----|
| | anticipated occurrences | Р |
| | undesired conditions requiring system action | Р |
| H.11.12.3 .3.3.4 | Test cases, test data and test results are documented | Р |
| H.11.12.3 .4 | Other Items | — |
| H.11.12.3 .4.1 | Equipment used for software design, verification and maintenance was qualified appropriately and demonstrated to be suitable for purpose in manifold applications | Р |
| H.11.12.3 .4.2 | Management of software versions: All versions are uniquely identified for traceability | Р |
| H.11.12.3 .4.3 | Software modification | — |
| H.11.12.3 .4.3.1 | Software modifications are based on a modification request which details the following: | N/A |
| | the hazards which may be affected | N/A |
| | the proposed change | N/A |
| | the reasons for change | N/A |
| H.11.12.3 .4.3.2 | An analysis is carried out to determine the impact of the proposed modification on functional safety. | N/A |
| H.11.12.3 .4.3.3 | A detailed specification for the modification is generated including the necessary activities for verification and validation, such as a definition of suitable test cases | N/A |
| H.11.12.3 .4.3.4 | The modification is carried out as planned | N/A |
| H.11.12.3 .4.3.5 | The assessment of the modification is carried out based on the specified verification and validation activities. | N/A |
| H.11.12.3 .4.3.6 | All details of modification activities are documented | N/A |
| H.11.12.3 .5 | For class C control functions: One of the combinations (a–p) of analytical measures given in the columns of table H.9 is used during hardware development | N/A |

| Report No.: | 308304-TL2-1 | Page | 16 | of | 27 |
|-----------------|---------------------|------|----|----|----|
| VDE Test Deport | Dav2 2021 01 21 dam | | | | |





| H.11.12.4 | Remotely actuated control functions | — |
|--------------------|--|-----|
| H.11.12.4 1.1 | Data Exchange – General – Remotely actuated control functions are connected to separate, independent devices, which may themselves contain control functions or provide other information and any data exchange between these devices does not compromise the integrity of class B control function or class C control function. | N/A |
| H.11.12.4 1.2 | Type of data - Message types for data exchange in a control function or functions are allocated to class A control function, class B control function or class C control function. The safety or protective relevance or influence, message types or data exchange are allocated only to class B control function or class C control functions, see Table H.10. | N/A |
| H.11.12.4 1.3.1 | Communication of Safety Related Data – Transmission – Safety relevant data is transmitted authentically concerning: | N/A |
| | - data corruption | N/A |
| | address corruption | N/A |
| | wrong timing or sequence | N/A |
| | Data variation or corrupted data did not lead to an unsafe state | N/A |
| | Before transmitted data was used it was ensured that data corruption, address corruption and wrong timing or sequence are addressed using the measures as given in Annex H. | N/A |
| | The following failure modes are addressed: | |
| | - permanent "auto-sending" or repetition, | N/A |
| | interruption of data transfer | N/A |
| H.11.12.4 1.3.2 | Access to data exchange - All types of access to class B control function or class C control function related data exchange systems is clearly restricted | N/A |
| | Adequate hardware/software measures are taken to ensure no unauthorized access to the control functions (class B and C; operating data, configuration parameters and/or software modules) | N/A |

| Report No.: | 308304-TL2-1 | Page | 17 | of | 27 |
|-------------------|----------------------|------|----|----|----|
| VDE_Test_Report_e | _Rev3_2021-01-21_dom | | | | |





| H.11.12.4 .1.3.3 | For class B and class C software revisions the requirements of H.11.12.3 and hardware configuration management are applied and the control maintains its protective functions | N/A |
|---------------------|---|------------|
| H.11.12.4 .1.4 | Remotely actuated control function operation have the duration or limits set before switching on except when automatic switching off is realized at the end of a cycle or the system is designed for permanent operation. | N/A |
| H.11.12.4 2 | Priority of remotely actuated control functions over control functions does not lead to a hazardous condition. | N/A |
| H.11.12.4 .3.1 | Remote reset action is manually initiated. | N/A |
| | Reset functionality initiated by a hand-held device required at least two manual actions to activate | N/A |
| H.11.12.4 .3.2 | Reset functions are capable of resetting the system as intended | N/A |
| H.11.12.4 .3.3 | Unintended resets from safe state do not occur. | N/A |
| H.11.12.4 .3.4 | Any fault of the reset function does not cause the control or controlled function to result in a hazardous condition, and was evaluated for its Class B classification | N/A |
| H.11.12.4 .3.5 | For reset functions initiated by manual action not in visible sight of the appliance, the following additional requirements apply: | N/A |
| | the actual status and relevant information of the process under control is visible to the user before, during and after the reset action; | N/A |
| | the maximum number of reset actions within a time period is declared. Following this, any further reset is denied unless the appliance is physically checked. | N/A |
| H.11.12.4 .3.6 | The reset function is evaluated on the final application. | N/A |
| | Manual switching of a thermostat or device with similar function that activates a reset is declared by the manufacturer and is suitable in the final application | N/A |
| H.27.1.2 | Protection against internal faults to ensure functiona | I safety — |

| | Report No.: | 308304-TL2-1 | Page | 18 | of | 27 | |
|---|-------------------------------|----------------------|------|----|----|----|--|
| ١ | <pre>/DE_Test_Report_e_</pre> | _Rev3_2021-01-21_dom | | | | | |





| H.27.1.2. 1 | Design and construction requirements | | — | | | |
|------------------|---|--|-----|--|--|--|
| H.27.1.2. 1.1 | Fault avoidance and fault tolerance | | | | | |
| | Controls incorporating control functions of class B or C are designed according to H.27.1.2 taking into account the failure modes of Cl. H.11.12 for software | | Ρ | | | |
| | Systematic errors are avoided | | Р | | | |
| | Random faults are dealt with by a proper system configuration | | Р | | | |
| | Functional analysis of the application resulted in a structured design with: | | Р | | | |
| | - Control flow | | | | | |
| | Data flow | | Р | | | |
| | Time related functions required by the application | | Р | | | |
| | For custom-chips special attention was made to minimize systematic errors | | N/A | | | |
| | System configuration was failsafe or: | | N/A | | | |
| | Incorporated components with direct safety-critical functions guarded by safeguards that cause a completely independent safety shut-down in accordance to H.11.12 software class B or C | | N/A | | | |
| | - safeguards are built into hardware and, | | N/A | | | |
| | - safeguards are supplemented by software | | N/A | | | |
| | Time slot monitoring is sensitive to both an upper and a lower limit of the time interval. | | N/A | | | |
| | Faults resulting in a shift of the upper and/or lower limit are taken into account. | | N/A | | | |
| | In a class C control function when a single fault in a primary safeguard can render the safeguard inoperative, a secondary safeguard is provided | | N/A | | | |
| | The reaction time of the secondary safeguard is in accordance with Clause H.27.1.2.3. | | N/A | | | |
| H.27.1.2. 1.2 | Documentation | | — | | | |

| | Report No.: | 308304-TL2-1 | Page | 19 | of | 27 |
|---|--------------------|----------------------|------|----|----|----|
| ١ | /DE_Test_Report_e_ | _Rev3_2021-01-21_dom | | | | |





| | The documentation was based on H.11.12.3.2 | Р |
|------------------|--|-----|
| | The functional analysis of the control and the safety related programs under its control are documented in a clear hierarchical way in accordance with the safety philosophy and the program requirements. | Ρ |
| | Documentation provided for assessment included: | — |
| | • A description of the system philosophy, the control flow, data flow and timings. | Р |
| | • A clear description of the safety philosophy of the system with all safeguards and safety functions clearly indicated. Sufficient design information is provided to enable the safety functions or safeguards to be assessed | Ρ |
| | Documentation for any software within the system | Р |
| | Programming documentation is supplied in a programming design language declared by the manufacturer | Ρ |
| | Safety related data and safety related segments of the operating sequence are identified and classified according to H.11.12.3 | Ρ |
| | There is a clear relationship between the various parts of the documentation | Ρ |
| H.27.1.2. 2 | Class B control function | — |
| H.27.1.2. 2.1 | Design and construction requirements | — |
| | Software complies with software class B | Р |
| H.27.1.2. 3 | Class C control function | — |
| H.27.1.2. 3.1 | Design and construction requirements | — |
| | Software complies with software class C | N/A |
| H.27.1.2. 5 | Circuit and construction evaluation | — |
| H.27.1.2. 5.3 | Assessment | N/A |

| Report No.: | 308304-TL2-1 | Page | 20 | of | 27 | |
|---------------------------------------|--------------|------|----|----|----|--|
| VDE_Test_Report_e_Rev3_2021-01-21_dom | | | | | | |





| Only the safety related software (software class B and C) as identified according to H.27.1.2.1.2 | N/A |
|---|-----|
| were subjected to further assessment | |

| Report No.: | 308304-TL2-1 | Page | 21 | of | 27 | |
|---------------------------------------|--------------|------|----|----|----|--|
| VDE_Test_Report_e_Rev3_2021-01-21_dom | | | | | | |





| Component 1) | Fault/error | Acceptable measures ^{2) 3) 4)} | Definitions | Document reference | Document reference | Verdict |
|-----------------------------|--|---|-------------|--|-----------------------|---------|
| | | | | for applied measure | for applied test | |
| 1.CPU | | · | | | · | — |
| 1.1 Register | Stuck at | Functional test, or | H.2.16.5 | | | N/A |
| | | periodic self- test using either: | H.2.16.6 | IEC60730B_Library_ CM4_CM7_v4_4.pdf Revision 0 | | Р |
| | | static memory test, or | H.2.19.6 | | | N/A |
| | | word protection with single bit redundancy | H.2.19.8.2 | | | N/A |
| 1.2 Void | | - | | | | — |
| 1.3 Programme counter | Stuck at | Functional test, or | H.2.16.5 | | | N/A |
| | | periodic self- test, or | H.2.16.6 | IEC60730B_Library_ CM4_CM7_v4_4.pdf Revision 0 | | Р |
| | | independent time-slot monitoring, or | H.2.18.10.4 | | | N/A |
| | | logical monitoring of the programme sequence | H.2.18.10.2 | | | N/A |
| 2. Interrupt | No interrupt | Functional test; or | H.2.16.5 | | | |
| handling and execution | or too frequent interrupt | time-slot monitoring | H.2.18.10.4 | | | N/A |
| 3. Clock | Wrong frequency | Frequency monitoring, or | H.2.18.10.1 | | | N/A |
| | (for quartz synchroniz ed clock: harmonics/ subharmon ics only) | time slot monitoring | H.2.18.10.4 | | | N/A |
| 4. Memory | | 1 | | | | — |
| 4.1 Invariable memory | All single bit faults | Periodic modified checksum; or | H.2.19.3.1 | IEC60730B_Library_ CM4_CM7_v4_4.pdf Revision 0 | | Р |
| | | multiple checksum, or | H.2.19.3.2 | | | N/A |
| | | word protection with single bit redundancy | H.2.19.8.2 | | | N/A |
| 4.2 Variable memory | DC fault | Periodic static memory test, or | H.2.19.6 | IEC60730B_Library_ CM4_CM7_v4_4.pdf Revision 0 | | Р |
| | | word protection with single bit redundancy | H.2.19.8.2 | | | N/A |

VDE_Test_Report_e_Rev3_2021-01-21_dom





| path $-$ 5.1 Stuck at Word protection with single bit redundancy H.2.19.8.2 N/A 5.2 Addressing Word grotection with single bit redundancy H.2.19.8.2 N/A 6 External communication Communication interface not safety relevant — 6.1 Communication interface not safety relevant — 6.1 Communication interface not safety relevant — 6.1 Mord protection with single bit redundancy, or H.2.18.2 N/A 6.1 Mord protection word, or H.2.18.14 N/A 6.2 Void — — — 7.1 me-slot and logical comparison of redundant communication edunation ontoring, or H.2.18.10.4 N/A 7.1 moutoutut — — — — 7.1 moutoutut — — — — 7.1 moutoutut Comparison sefor woro | 4.3 Addressing (relevant to variable and invariable memory) | Stuck at | Word protection with single bit parity including the address | H.2.19.18.2 | Covered by 4.1 a | and 4.2 | | | Ρ |
|--|---|----------------------------|---|---------------|------------------|---------|----|----|-----|
| Data with single bit redundancy address With redundancy with single bit redundancy including that address H.2.19.8.2 N/A 5.2 Addressing address Word protection with single bit address H.2.19.8.1 N/A 6 External Data Communication including that redundancy, or protool test H.2.19.8.1 N/A 8.1 Data Mord protection with multi-bit redundancy, or protool test H.2.18.2 N/A 8.2 Void Time-slot redundancy, or protool test H.2.18.10.4 N/A 6.2 Void Time-slot redundancy, or protool test H.2.18.10.4 N/A 6.3 Timing Dinin independen thankinsion H.2.18.10.4 N/A Time-slot redundant; or comparison of redundant; or comparison of redundant; or comparison of redundant; or comparison of redundant; or comparison of redundant; or comparison thankings by atter H.2.18.15 N/A 7. Iput/output Logical monitoring, or scheduled thansmission thankings by atters H.2.18.10.4 N/A 7. Iput/output Time-slot monitoring, or scheduled transmission thankings by atters H.2.18.13 N/A 7. Iput/output Tourison specified in 19.11.2 H.2.18.13 N/A | 5.Internal data path | Communicat | ion interface | | | | | | _ |
| address with single bit redundancy including the address N/A 6 External communication Communication interface not safety relevant | 5.1 Data | Stuck at | with single bit | H.2.19.8.2 | | | | | N/A |
| communication — … < | 5.2 Addressing | | with single bit redundancy including the | H.2.19.8.2 | | | | | N/A |
| Data distance 3 distance 3 with multi-bit redundancy, or CRC - single word, or redundancy, or CRC - single word, or redundancy, or F.2.18.2.2 N/A redundancy, or scheduled transmission director redundancy, or redunda | 6 External communication | Communicat | ion interface not sa | fety relevant | | | | | _ |
| Image: second | 6.1 Data | | with multi-bit redundancy, or CRC – single | | | | | | N/A |
| 6.2 Void — — 6.3 Timing Wrong point in time Time-slot monitoring, or scheduled transmission H.2.18.10.4 H.2.18.18 N/A Time-slot and logical monitoring, or H.2.18.10.3 N/A - - - - - - <td></td> <td></td> <td></td> <td>H.2.18.2.2</td> <td></td> <td></td> <td></td> <td></td> <td>N/A</td> | | | | H.2.18.2.2 | | | | | N/A |
| 6.3 Timing Wrong point in time biot in time slot monitoring, or comparison of redundant comparison of redundant comp | | | protocol test | H.2.18.14 | | | | | N/A |
| Timing point in time monitoring, or scheduled transmission H.2.18.18 N/A Time-slot and logical monitoring, or scheduled transmission H.2.18.10.3 N/A Time-slot and logical monitoring, or redundant comparison of redundant comparison of redundant comparison H.2.18.10.3 N/A Image: sequence Image: sequence monitoring, or redundant beck H.2.18.15 N/A Vrong sequence Logical monitoring, or thardware comparator H.2.18.10.2 N/A Vrong sequence Logical monitoring, or thardware comparator H.2.18.10.4 N/A Time-slot monitoring, or scheduled thardware comparator H.2.18.10.4 N/A Time-slot monitoring, or scheduled transmission (same options as for wrong point in time) H.2.18.10.4 N/A 7.1 Digital I/O Fault conditions specified in 19.11.2 Plausibility check H.2.18.13 N/A 7.2 Analog I/O Fault conditions specified in 19.11.2 Plausibility check H.2.18.13 N/A | 6.2 Void | | I | 1 | T | | | | _ |
| I logical monitoring, or I logical monitoring, or N/A I comparison of redundant communication channels by either: - - - reciprocal comparison H.2.18.15 N/A - reciprocal independen thardware comparator H.2.18.3 N/A Vrong sequence Logical monitoring, or H.2.18.10.2 N/A Vrong sequence Logical monitoring, or H.2.18.10.4 N/A Scheduled transmission (same options as for wrong point in time) H.2.18.18 N/A 7.1 Vrong sequence Plausibility check H.2.18.13 N/A | 6.3 Timing | point in | monitoring, or scheduled | | | | | | N/A |
| Image: sequence of the sequen | | | logical | H.2.18.10.3 | | | | | N/A |
| Image: comparisonN/A- independen t hardware comparatorH.2.18.3N/AWrong sequenceLogical monitoring, orH.2.18.10.2N/AImage: comparatorH.2.18.10.4N/AScheduled transmission (same options as for wrong point in time)H.2.18.10.4N/A7. Input/output7. Input/output7.1 Digital I/OFault conditions specified in 19.11.2Plausibility checkH.2.18.137.2 Analog I/O | | | redundant communication channels by | | | | | | — |
| Image: sequenceindependen thardware comparatorH.2.18.10.2N/AWrong sequenceLogical monitoring, orH.2.18.10.4N/Aime-slot monitoring, orH.2.18.10.4N/Ascheduled transmission (same options as for wrong point in time)H.2.18.18N/A7. Input/output——7. Input/output——7.1 Digital I/OFault conditions specified in 19.11.2Plausibility checkH.2.18.137.2 Analog I/O——— | | | | H.2.18.15 | | | | | N/A |
| sequence monitoring, or IN/A time-slot monitoring, or H.2.18.10.4 N/A scheduled transmission (same options as for wrong point in time) H.2.18.18 N/A 7. Input/output | | | t hardware | H.2.18.3 | | | | | N/A |
| time-slot monitoring, orH.2.18.10.4N/Ascheduled transmission (same options as for wrong point in time)H.2.18.18N/A7. Input/output | | - | | H.2.18.10.2 | | | | | N/A |
| transmission (same options as for wrong point in time) N/A 7. Input/output — 7. Input/output — 7.1 Digital I/O Fault conditions specified in 19.11.2 Plausibility check H.2.18.13 7.2 Analog I/O — — | | | | H.2.18.10.4 | | | | | N/A |
| 7.1 Digital I/O Fault conditions specified in 19.11.2 Plausibility check H.2.18.13 N/A 7.2 Analog I/O V V V | | | transmission (same options as for wrong | H.2.18.18 | | | | | N/A |
| Digital I/O Conditions specified in 19.11.2 NA N/A | 7. Input/output | | | | | | | | _ |
| Analog I/O | 7.1 Digital I/O | conditions specified in | | H.2.18.13 | | | | | N/A |
| Report No.: 308304-TL2-1 Page 23 of 27 | 7.2 Analog I/O | | | · | · | · · | | | |
| | Report No.: | 308304-TL | 2-1 | | | Page | 23 | of | 27 |

VDE_Test_Report_e_Rev3_2021-01-21_dom





| 7.2.1 A/D- and D/A- converter | Fault conditions specified in 19.11.2 | Plausibility check | H.2.18.13 | | N/A |
|--|---|------------------------|-----------|--|-----|
| 7.2.2 Analog multiplexer | Wrong addressing | Plausibility check | H.2.18.13 | | N/A |
| 8. Void | | | | | — |
| 9 Custom chips. ASIC, GAL, Gate array | Any output outside the static and dynamic functional specificatio n | Periodic self- test | H.2.16.6 | | N/A |

| Stack-Memory- Overflow-Underflow- ProtectionPredefined pattern at boundaries of stack memory indicate overflow or underflow in case of modificationIEC60730B_Library_User_Guide_ CM4_CM7_v4_4.pdf Revision 0 lec60730b_cm4_cm7_stack.S Revision 4.1 | Additional measures | Details | Reference |
|--|---------------------|--|--------------------------------|
| | Overflow-Underflow- | boundaries of stack memory indicate overflow or underflow in case of | CM4_CM7_v4_4.pdf Revision 0 |

Remarks:

The source code for "Stack-Test" is also included to the object code files.


| Supplementary information: | | | | | |
|--|-----------------------|--|--|--|--|
| The self-diagnostic routines mentioned below are foreseen for following measures of table R.1 / H.1: | | | | | |
| File Name Measure | | | | | |
| iec60730b_cm4_cm7_reg.S iec60730b_cm4_cm7_reg_fpu.S | 1.1 Register | | | | |
| iec60730b_cm4_cm7_pc.S iec60730b_cm4_cm7_pc_object.S | 1.3 Programme counter | | | | |
| iec60730b_cm4_cm7_flash.S | 4.1 Invariable memory | | | | |
| iec60730b_cm4_cm7_ram.S | 4.2 Variable memory | | | | |
| Remark: */* | · | | | | |

| | Report No.: | 308304-TL2-1 | Page | 24 | of | 27 |
|---------------------------------------|-------------|--------------|------|----|----|----|
| VDE_Test_Report_e_Rev3_2021-01-21_dom | | | | | | |






Photo documentation:



| Report No.: | 308304-TL2-1 | Page | 25 | of | 27 |
|---------------------------------------|--------------|------|----|----|----|
| VDE_Test_Report_e_Rev3_2021-01-21_dom | | | | | |







| Report No.: | 308304-TL2-1 | Page | 26 | of | 27 |
|-------------------|----------------------|------|----|----|----|
| VDE_Test_Report_e | _Rev3_2021-01-21_dom | | | | |





| Testing and measuring equipment: | | | | | |
|--|----------|-------------|--|--|--|
| IAR Embedded Workbench for ARM9.40.2.67587J-Link Software and Documentation Packv7.92e | | | | | |
| Internal testing tools | | | | | |
| Hardware | | | | | |
| J-Link Base | | | | | |
| Board name | Revision | Family mask | | | |
| FRDM-K22F | REV A | MK2xFxx | | | |
| MIMX8MNano | REV A3 | MIMX8MNxx | | | |
| MIMX8MMini | REV X3 | MIMX8MMxx | | | |
| IMXRT1170 | REV X3 | MIMXRT117x | | | |
| | | | | | |

End of Test Report

| | Report No.: | 308304-TL2-1 | Page | 27 | of | 27 | ĺ |
|---|---------------------------------------|--------------|------|----|----|----|----|
| ١ | VDE_Test_Report_e_Rev3_2021-01-21_dom | | | | | | Ì. |