Document information

<table>
<thead>
<tr>
<th>Info</th>
<th>Content</th>
</tr>
</thead>
<tbody>
<tr>
<td>Keywords</td>
<td>I²C-bus, Smart Card, APDU mapping</td>
</tr>
<tr>
<td>Abstract</td>
<td>This document contains the definition of a Smart Card I²C (SCI2C) Protocol using an Inter-IC (I²C) based physical interface and data link layer, a SMBus based network layer and bus protocol as well as a mapping layer to convey ISO/IEC 7816-4 based communication. It defines a model where the terminal (Reader/Writer) is mapped to an I²C master device and the card is mapped to an I²C slave device. It allows for control and data communication between the communication partners and provides a mapping of the so-called Application Protocol Data Units. It supports microcontroller driven smart cards with full featured operating systems supporting APDUs (Application Protocol Data Units) operating in an I²C-bus environment.</td>
</tr>
</tbody>
</table>
Revision history

<table>
<thead>
<tr>
<th>Rev</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.6</td>
<td>20180611</td>
<td>Editorial updates, no content change</td>
</tr>
<tr>
<td>1.5</td>
<td>20170131</td>
<td>Correct note in chapter 13.10.3 / Figure 5</td>
</tr>
<tr>
<td>1.4</td>
<td>20151217</td>
<td>Add additional recommendation for cold reset</td>
</tr>
<tr>
<td></td>
<td></td>
<td>See chapter 4.2, 11.1 and 13.4</td>
</tr>
<tr>
<td>1.3</td>
<td>20141008</td>
<td>Fix some minor mistake in figures and examples; add parameter FWI_{DEF}</td>
</tr>
<tr>
<td></td>
<td></td>
<td>add definition of Protocol Binding Confirmation code (Table 14)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>correct definition for protocol exception trigger in chapter 13.9</td>
</tr>
<tr>
<td></td>
<td></td>
<td>corrections/clarification in chapters 13.10.3 and 13.10.4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>adding chapter 24*12C address (Informative)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>correct Maximum Data Bytes (Slave to Master) Table 9</td>
</tr>
<tr>
<td></td>
<td></td>
<td>correct Maximum Data Bytes (Master to Slave) Table 11</td>
</tr>
<tr>
<td>1.2</td>
<td>20120426</td>
<td>Correction of CDB_{SM,MAX} values; update of value definition table (CDB, tCMDG, tPOE); removal of slave NACK requirement on wrong EDCCB; clean-up of missing references</td>
</tr>
<tr>
<td>1.1</td>
<td>20100929</td>
<td>Add list of abbreviations; add some missing requirements; fix some mistakes in figures and in the examples; add a bus clear procedure; change text on how to split payload streams into chunks; switch from CRC to LRC based error detection code; switch to a different block splitting; add status command; add missing requirement for the communication speed data element; add frame waiting time parameter as new low level data element</td>
</tr>
<tr>
<td>1.0</td>
<td>20100624</td>
<td>Initial release</td>
</tr>
</tbody>
</table>

Contact information

For additional information, please visit: http://www.nxp.com
1. Introduction

1.1 Scope

The scope of this document covers the definition of a Smart Card I2C (SCIIC) Protocol using an Inter-IC (I2C) based physical interface and data link layer, a SMBus based network layer and bus protocol as well as a mapping layer to convey [7816-4] based communication.

1.2 Audience

This document is intended for the use of manufacturers wanting to implement a master device or a slave device supporting SCIIC.

1.3 Applicable Document and References

The following documents contain provisions that are referenced in this specification. The latest version including all published amendments applies unless a publication data is explicitly stated.

http://pmbus.org/specs.html

[RFC2119]  Key words for use in RFCs to Indicate Requirement Levels, March 1997

1.4 Notational Conventions

1.4.1 Notations

The following notations apply to this document:

<table>
<thead>
<tr>
<th>Notation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>XYh</td>
<td>Hexadecimal notation. Values expressed in hexadecimal form are followed by a lower case &quot;h&quot;. For example, 27509 decimal is expressed in hexadecimal as 6B75h.</td>
</tr>
<tr>
<td>XYb</td>
<td>Binary notation. Values expressed in binary form are followed by a lower case &quot;b&quot;. For example, 82h hexadecimal is expressed in binary as 10000010b.</td>
</tr>
<tr>
<td>xx</td>
<td>More than one value possible.</td>
</tr>
<tr>
<td>-</td>
<td>Bit position that is not relevant for the definition of the element.</td>
</tr>
</tbody>
</table>

Table 1 Notational Conventions

1.4.2 Bit numbering

The bit numbering applied in this document is b0 to b7. The bit b0 refers to the least significant bit of a byte and b7 to the most significant bit of a byte.

I.e. a value of 10000000b is a byte (eight bits in size) where the ‘1’ is the most significant bit b7.

1.4.3 Reserved for Future Use

An entity transmitting bytes or bits defined as RFU (Reserved for Future Use) SHALL set these bytes or bits to the value indicated, or to zero if no value is given.

An entity receiving bytes or bits defined as RFU SHALL disregard these bytes or bits and SHALL keep the same interpretation of any other field of the whole response, unless explicitly stated otherwise.

Note: An entity transmitting bytes or bits defined as Any Value may set these bytes or bits to any specific value. How to process bytes or bits received that are defined as Any Value is out of scope of this specification, where not explicitly stated otherwise.

1.4.4 Drawings

The I²C-bus and SMBus packet drawings as used within this specification follow the definitions as made in [SMBUS].

1.4.5 Logic Levels

A logic ‘0’ on the SCL and SDA lines are called LOW and a logic ‘1’ is called HIGH within this specification.

1.4.6 TLV data object

This specification is using simple TLV (Tag Length Value) data objects to encode some of the information being exchanged between slave device and master device. The encoding used follows the definition of BER-TLVs (Basic Encoding Rules-TLV) as defined within [7816-4] and [8825-1].

A TLV data object consists of two to three fields:

- Tag field (REQUIRED)
- Length field (REQUIRED)
- Value field (OPTIONAL)

### 1.4.6.1 Tag field of a TLV data object

The tag field consists of a single byte encoding the tag type and number. For an encoding compatibility with [7816-4] and [8825-1] the bits b6 and b7 SHALL both be set to 1b to indicate a tag in private class and bit b5 SHALL be set to 0b to indicate a primitive encoding of the data object.

### 1.4.6.2 Length field of a TLV data object

The length field consists of a single byte encoding a number N in the range from 0 to 127. The length field content in the range from 128 to 255 is RFU.

### 1.4.6.3 Value field of a TLV data object

The value field consists of N bytes encoding the value information of the tag. The value field is not present in case the length field contains an N equal to 0.

### 1.5 Special Word Usage

The key words “MUST”, “MUST NOT”, “REQUIRED”, “SHALL”, “SHALL NOT”, “SHOULD”, “SHOULD NOT”, “RECOMMENDED”, “MAY”, and “OPTIONAL” in this document are to be interpreted as described in [RFC2119].

### 1.6 Abbreviations

This chapter provides an overview of the abbreviations as used in this document.

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AID</td>
<td>Application IDentifier</td>
</tr>
<tr>
<td>APDU</td>
<td>Application Protocol Data Unit</td>
</tr>
<tr>
<td>ASCII</td>
<td>American Standard Code for Information Interchange</td>
</tr>
<tr>
<td>ATR</td>
<td>Answer To Reset</td>
</tr>
<tr>
<td>BER</td>
<td>Basic Encoding Rules</td>
</tr>
<tr>
<td>BR</td>
<td>Bit Rate</td>
</tr>
<tr>
<td>B UF</td>
<td>BUffer</td>
</tr>
<tr>
<td>CDB</td>
<td>Command Data Byte</td>
</tr>
<tr>
<td>CLA</td>
<td>CLAss</td>
</tr>
<tr>
<td>CMD</td>
<td>CoMmanD</td>
</tr>
<tr>
<td>CRC</td>
<td>Cyclic Redundancy Chec</td>
</tr>
<tr>
<td>C-APDU</td>
<td>Command-APDU</td>
</tr>
<tr>
<td>DEF</td>
<td>DEFault</td>
</tr>
<tr>
<td>EDC</td>
<td>Error Detection Code</td>
</tr>
<tr>
<td>EDCCB</td>
<td>Error Detection Code Control Byte</td>
</tr>
<tr>
<td>FWI</td>
<td>Frame Waiting Integer</td>
</tr>
<tr>
<td>HDLC</td>
<td>High-level Data Link Control</td>
</tr>
<tr>
<td>IEC</td>
<td>International Electrotechnical Commission</td>
</tr>
<tr>
<td>INIT</td>
<td>INITIAL</td>
</tr>
<tr>
<td>INS</td>
<td>INStruction</td>
</tr>
<tr>
<td>ISO</td>
<td>International Organization for Standardization</td>
</tr>
<tr>
<td>I/O</td>
<td>Input/Output</td>
</tr>
</tbody>
</table>
### Abbreviations

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEN</td>
<td>LENgth</td>
</tr>
<tr>
<td>LRC</td>
<td>Longitudinal Redundancy Code</td>
</tr>
<tr>
<td>MAX</td>
<td>MAXimum</td>
</tr>
<tr>
<td>MD</td>
<td>Master Delay</td>
</tr>
<tr>
<td>MDPV</td>
<td>Master Device Protocol Version</td>
</tr>
<tr>
<td>MDPVMA</td>
<td>Master Device Protocol Version MAjor</td>
</tr>
<tr>
<td>MDPVMI</td>
<td>Master Device Protocol Version Minor</td>
</tr>
<tr>
<td>MS</td>
<td>Master to Slave</td>
</tr>
<tr>
<td>N</td>
<td>Number</td>
</tr>
<tr>
<td>P1</td>
<td>Parameter 1</td>
</tr>
<tr>
<td>P2</td>
<td>Parameter 2</td>
</tr>
<tr>
<td>PBS</td>
<td>Protocol Binding Selection</td>
</tr>
<tr>
<td>PCB</td>
<td>Protocol Control Byte</td>
</tr>
<tr>
<td>PD</td>
<td>Power Down</td>
</tr>
<tr>
<td>PE</td>
<td>Parameter Exchange</td>
</tr>
<tr>
<td>PEC</td>
<td>Packet Error Code</td>
</tr>
<tr>
<td>PWRSAV</td>
<td>PoWeR SAVing</td>
</tr>
<tr>
<td>RATR</td>
<td>Read Answer To Reset</td>
</tr>
<tr>
<td>RFU</td>
<td>Reserved for Future Use</td>
</tr>
<tr>
<td>RST</td>
<td>ReSeT</td>
</tr>
<tr>
<td>R-APDU</td>
<td>Response-APDU</td>
</tr>
<tr>
<td>TLV</td>
<td>Tag Length Value</td>
</tr>
<tr>
<td>S</td>
<td>Slave</td>
</tr>
<tr>
<td>SADDR</td>
<td>Slave ADDRess</td>
</tr>
<tr>
<td>SBS</td>
<td>Smart Battery System</td>
</tr>
<tr>
<td>SCI2C</td>
<td>Smart Card Inter-IC</td>
</tr>
<tr>
<td>SCL</td>
<td>Serial Clock Line</td>
</tr>
<tr>
<td>SDA</td>
<td>Serial Data Line</td>
</tr>
<tr>
<td>SDPV</td>
<td>Slave Device Protocol Version</td>
</tr>
<tr>
<td>SDPVMA</td>
<td>Slave Device Protocol Version Major</td>
</tr>
<tr>
<td>SDPVMI</td>
<td>Slave Device Protocol Version Minor</td>
</tr>
<tr>
<td>SM</td>
<td>Slave to Master</td>
</tr>
<tr>
<td>SMBus</td>
<td>System Management Bus</td>
</tr>
<tr>
<td>SMI</td>
<td>System Management Interface</td>
</tr>
<tr>
<td>UM</td>
<td>User Manual</td>
</tr>
<tr>
<td>WNCMD</td>
<td>Wakeup Next CoMmanD</td>
</tr>
<tr>
<td>W</td>
<td>Wakeup</td>
</tr>
</tbody>
</table>

**Table 2 Abbreviations**

# 2. Overview

This document contains the definition of a Smart Card I²C (SCIIC) Protocol using an Inter-IC (I²C) based physical interface and data link layer, a SMBus based network layer and bus protocol as well as a mapping layer to convey [7816-4] based communication.
It defines a model where the terminal (Reader/writer) is mapped to an I²C master device and the card is mapped to an I²C slave device. It allows for control and data communication between the communication partners and provides a mapping of the so-called Application Protocol Data Units.

The combination of above allows for control and data exchange between the communication partners and provides a mapping of the so-called APDUs (Application Protocol Data Units, see [7816-4]). It supports microcontroller driven smart cards with full featured operating systems supporting APDUs operating in an I²C-bus environment (see [I2C-bus]).

The protocol defined in this document allows a smart card to operate besides slaves on a single bus with the support for multi-slave and multi-master as well.

The content of this document is not to be confused with memory cards compatible with [7816-10] and is also not related to document of manufactures that do map functionality of synchronous cards to specific defined APDUs to access them in an abstract way.

The informative chapters at the end of this specification, declared by the term informative in brackets after the chapter title, are for information only and do in no way overrule any definitions.

3. Signals

This chapter defines the electrical signals to be supported by a master device and a slave device compliant to this specification.

The following signals SHALL be supported:
- SCL serial clock line
- SDA serial data line

The following signal MAY be supported by a slave device:
- RST_N reset signal input

Note: This specification does not contain the assignment of signals to specific pins of a package. This is left to the device and package related specification of a product.

4. Operating Conditions

This chapter describes the basic operation conditions as well as the state changes based on the commands received. The state machine of the slave device is provided in chapter 18.

4.1 Power On

The slave device SHALL enter the READY state when supply is applied and the RST_N signal is set to high state. In case the RST_N signal is set to low state when supply is applied the slave device will only enter the READY state after the end of the sequence as defined in chapter 13.4.

4.2 Reset

The slave device SHALL support means to be reset without the need to disconnect the power supply. A reset is used by the master device to reset all non-persistent states inside the slave device. There are two kinds of resets defined:
- Cold Reset (RECOMMENDED) and
- Soft Reset (REQUIRED)

The Cold Reset is issued by a sequence as defined in chapter 13.4.

The Soft Reset is issued by a command as defined in chapter 13.5.

The Cold Reset sequence as well as the Soft Reset command SHALL reset all non-persistent information inside the slave device and it SHALL switch the slave device into its READY state.

Note: In case of exceptional processing or a failure to recover from communication issues the slave SHALL be reset using a Cold Reset or a power cycle.

### 4.3 Power Saving

The slave device SHALL support means to switch to a power saving mode. This specification allows for devices to implicitly switch to a PWRSAV (PoWeR SAVing) state but it also defines two special commands to enable the PWRSAV state:

- Power Down and
- Power Down for Cold Reset

The Power Down command puts the device into the PWRSAV state when the slave device is in ACTIVE state or it puts the device into the PWRSAV* state when the slave device is in READY state. From there the slave device awaits a Wakeup command to switch back to its original state before entering the power saving mode. The Power Down command as well as the PWRSAV state and the PWRSAV* state SHALL NOT reset non-persistent states inside the slave device.

The Power Down for Reset command puts the device into the WAITRESET state. From there the slave device will only react on a Cold Reset.

The Power Down commands are defined in chapter 13.1 and chapter 13.2 and the Wakeup command is defined in chapter 13.3.

### 5. I²C-bus

The I²C-bus as referred within this document is defined in [I2C-bus].

The SCL and SDA signals created by the master device SHALL be compliant with the input voltage definitions of [I2C-bus].

The SCL and SDA signals created by the slave device MAY be compliant with the input and voltage definitions of [I2C-bus].

The master device SHALL support a 7-bit slave addressing.

The master device MAY apply a bus clear as defined in [I2C-bus] and it SHALL only use the bus clear in case it detects the unlikely event where the SDA signal is stuck LOW creating a bus jam.

The slave device SHALL support a 7-bit addressing.

Note: There are no requirements for a slave device to be fully compliant to the input and voltage definitions of [I2C-bus] to allow slave devices with generic I/O driver capabilities to comply with this specification. It’s left to the system implementation or system integrator to identify required and suitable combinations of master devices and slave devices based on the design of the bus, the routing of the signals and the combination of devices hooked on the bus.
6. SMBus

6.1 Generic Requirements

The SMBus (System Management Bus) as referred within this document refers to [SMBUS]. The definitions in this chapter specify options to be supported and possible constraints compared to [SMBUS].

The master device SHALL support the clock low extension as specified in [SMBUS].

The slave device MAY use the clock low extension as specified in [SMBUS] in case it can’t support the speed of the master device at certain times.

The PEC (Packet Error Code) as specified in [SMBUS] SHALL NOT be used.

The slave device MAY NOT support the SMBus host notifies protocol as specified in [SMBUS].

The slave device SHALL acknowledge its own address if not otherwise stated in this specification.

The slave device MAY NOT support the address resolution proposal as specified in [SMBUS].

The slave device MAY NOT support the SMBSUS signal as specified in [SMBUS].

The slave device MAY NOT support the SMBALERT signal as specified in [SMBUS].

Note: Even though the PEC is not supported the integrity of higher layer data exchanged is taken care of via an error detection code specified in this specification.

Note: There are no requirements for a slave device to be fully compliant to the input and voltage definitions of [SMBUS] to allow slave devices with generic I/O driver capabilities to comply with this specification. It’s left to the system implementation or system integrator to identify required and suitable combinations of master devices and slave devices based on the design of the bus, the routing of the signals and the combination of devices hooked on the bus.

7. PMBus

The PMBus (Power Management Bus) as referred within this document refers to [PMBUS-1] and [PMBUS-2]. The definitions in this chapter specify options to be supported and possible constraints compared to [PMBUS-1] and [PMBUS-2].

The master device as specified in this specification is not compliant to [PMBUS-1] and [PMBUS-2] even though it’s be possible to implement a master device supporting both specifications.

The slave device as specified in this specification is not compliant to [PMBUS-1] and [PMBUS-2]. Anyhow most of the definitions in [PMBUS-1] are taken from [SMBUS] and therefore do not differ a lot.

In general, the maximum amount of data bytes within a SMBus packet, as defined within this specification, is compliant to the definitions made in [PMBUS-1].

The command code values as used for the activation of a slave device according to this specification are not compliant to PMBus but they are not overlapping existing commands as defined within [PMBUS-2].
Note: The commands Wakeup, SoftReset as well as Read Answer to Reset do all use command codes declared as Reserved within [PMBUS-2] and therefore a detection and separation of slave devices implementing this specification vs. implementing the PMBus specifications is possible.

8. Slave Address Assignment

The default address of a slave device compliant to this specification SHALL be within range of SADDR (Slave ADDRess, see chapter 21).

The slave device MAY be configurable to use another slave address. The means to configure the actual used slave address is out of scope of this specification.

The slave device SHALL acknowledge addresses provided by the master devices matching its own assigned address if not otherwise specified in this document.

The slave device SHALL NOT acknowledge addresses provided by the master device not matching the address assigned to it.

Master devices compliant to this specification SHALL address slave devices compliant to this specification only by using the single address the slave device is configured to respond at.

9. Communication Speed

The master device SHALL support byte level clock stretching and it MAY support bit level clock stretching.

The master device SHALL use an initial maximum communication speed of BRINIT (Bit Rate INITial, see chapter 21) in case it does not support bit level clock stretching.

The slave device SHALL only use byte level clock stretching when being addressed by the master device using a communication speed of up to BRs,MAX.

The slave device SHALL be able to slow down the bit rate by using bit level clock stretching when being addressed by the master device using a communication speed above BRs,MAX.

Note: The initial maximum communication speed may be limited by restrictions of other slave devices on the same bus.

10. Timing Requirements

10.1 Command Delay Time

The master device SHALL wait at least tcmdg (time, ComManD Guard, see chapter 21) between two commands issued on the bus. This time SHALL be the time between the end of a Stop Condition of a previous command and the start of the Start Condition of a following command.

The slave device SHALL be able to receive a next command within tcmdg after the end of a Stop Condition of a previous command if not otherwise stated within this specification.

Note: The Command Delay Time does not apply for a single command using a Repeated Start Condition.
11. Bus Error conditions

11.1 Bus Jam
A bus jam describes a condition where either SCL or SDA or both SCL and SDA stay low continuously.

Note: In case of SCL stay LOW, the slave SHALL be reset using a Cold Reset.

11.2 No Address Acknowledgement
NoAddrAck (No Address Acknowledgement) is a condition where the slave device does not acknowledge a slave address sent by the master device.

11.3 No Data Acknowledge
NoDataAck (No Data Acknowledgement) is a condition where either the slave device does not acknowledge a byte sent by the master device or where the master device does not acknowledge a byte sent by the slave device.

12. Bus Packets

The master device and the slave device SHALL implement the following SMBus packets:
- Quick command
- Send byte
- Block write
- Block read

The packets listed above SHALL be implemented in compliance with [SMBUS] if not otherwise stated in this specification.

The master device SHALL use the above packets when addressing a slave device compliant to this specification.

The master device SHALL NOT combine the above packets using repeated start conditions when addressing a slave device compliant to this specification.

The master device SHALL indicate the data direction by a single bit following the slave address.

The master SHALL indicate a master to slave data direction by setting the bit to 0b (Wr) and a slave to master data direction by setting the bit to 1b (Rd).

The command code definition as contained in [SMBUS] is used by this specification to exchange protocol related information called PCB (Protocol Control Byte). For the use of a PCB, which is needed in both directions, this specification extends the definitions thereof (see chapter 12.2 and chapter 12.4).

The following chapters define the used SMBus packets in full detail. The representation used for the figures equals the one used in [SMBUS]. It describes the data on the SCL line in a timeline where the first field shown (most top left in the figures) is the first data sent and the last field shown (most bottom right in the figures) is the last data sent. The number above a field defines the number of data bits of the field when sent. The number below a field defines the logical level of the SDA signal at that time.

Note: Even though this specification extends [SMBUS] to exchange a PCB in both directions the coding of the packet format as such has not been changed. This
has been kept to allow hosts using an SMBus compliant master device to exchange commands according to this specification as well. As a result of the decision to stay backwards compatible the data exchange capabilities between the master device and a slave device is asymmetrical. A master device can send one byte more to the slave in a single command compared to the number of bytes a slave can return in a single command.

Note: A repeated start condition is to be used by the master device for the Block read packet only. The slave device does not recognize bus packets when combined using repeated start conditions.

12.1 Quick Command

The following figure shows the format of the Quick command packet:

```
1 7 1 1 1
S  SADDR Rd/Wr A P
```

**Figure 1 Quick command packet**

Note: This specification uses the read indication and the write indication of the Quick packet to code a command. This is done to ease the protocol implementation and to optimize the amount of data exchanged.

12.2 Send Byte

The following figure shows the format of the Send byte packet:

```
1 7 1 1 8 1 1
S  SADDR Wr A PCB A P
```

**Figure 2 Send byte packet**

Note: Devices according to this specification exchange a PCB within the single byte contained within the Send byte whereas [SMBUS] specifies a generic data byte.

12.3 Block write

The following figure shows the format of the Block write packet:

```
1 7 1 1 8 1 8 1 8
S  SADDR Wr A PCB A LEN = n A Data 1 ...
```

```
8 1 ...
Data 2 A ...
8 1 1
Data n A P
```

**Figure 3 Block write packet**

The field LEN within the Block write encodes the number of data bytes being sent by the master device to the slave device.

The master device SHALL be able to send any number from 0 up to and including CDBMS.DEF (Command Data Bytes, Master to Slave, DEFault, see chapter 21) data bytes in a Block write packet to a slave device.

The master device SHALL be able to detect that the slave device does not acknowledge one of the bytes within a packet and in such case of an unexpected not acknowledge the master device SHALL raise a Protocol Exception.
The master device SHALL create a Stop Condition to indicate the end of a write transfer.
The slave device SHALL be able to retrieve any number from 0 up to and including CDB_{MS,DEF} data bytes in a Block write packet from a master device.
The slave device SHALL acknowledge all bytes received from the master device.
The slave device SHALL be able to detect a mismatch of data bytes received within the Block write packet compared to the LEN byte as contained within the packet and in such case of a mismatch the slave device SHALL raise a Protocol Exception (see chapter 14.2).

### 12.4 Block read

The following figure shows the format of the Block read packet:

<table>
<thead>
<tr>
<th>1</th>
<th>7</th>
<th>1</th>
<th>1</th>
<th>8</th>
<th>1</th>
<th>1</th>
<th>7</th>
<th>1</th>
<th>1</th>
<th>8</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td>SADDR</td>
<td>Wr</td>
<td>A</td>
<td>PCB</td>
<td>A</td>
<td>Sr</td>
<td>SADDR</td>
<td>Rd</td>
<td>A</td>
<td>LEN = n</td>
<td>A</td>
</tr>
</tbody>
</table>

**Figure 4 Block read packet**

The field LEN within the Block read encodes the number of data bytes + 1 being received by the master device to the slave device.

The master device SHALL be able to retrieve any number from 0 up to and including CDB_{SM,DEF} (Command Data Bytes, Slave to Master, DEFault, see chapter 21) data bytes in a Block read packet from a slave device.

The master device SHALL acknowledge all bytes read from the slave device except for the last byte, which the master device SHALL NOT acknowledge to indicate the end of the read transfer.

The slave device SHALL be able to return any number from 0 up to and including CDB_{SM,DEF} data bytes in a Block read packet to a slave device.

The slave device SHALL be able to detect that the master device does not acknowledge one of the bytes within a packet and in such case of an unexpected not acknowledge the slave device SHALL raise a Protocol Exception.

The slave device SHALL be able to detect that the master device acknowledges also the last byte and in such case of an unexpected acknowledge the slave device SHALL raise a Protocol Exception.

The master device SHALL be able to detect a mismatch of data bytes received within the Block read packet compared to the LEN byte as contained within the packet and in case of a mismatch the master device SHALL raise a Protocol Exception (see chapter 14.2).

In case the master device receives a PCB from the slave device indicating an exception (see chapter 14.1.1) the master device SHALL raise a Protocol Exception.

**Note:** The PCB field returned by the slave device is included in the LEN variable. As a result of that the LEN is set to 1 even though no actual data bytes are being returned by the slave device. Assuming CDB_{SM,DEF} to be 31 and the maximum 31 data bytes are actually returned by the slave device the LEN field has a value of 32.
Note: Slave devices according to this specification return a PCB next to the byte(s) whereas [SMBUS] only specifies data bytes to be returned.

Note: The last byte as used above means the last byte according to the LEN field indicated by the slave device. The master device is expected to read exactly the amount of bytes as indicated by the slave device. Anyhow the master device may not read all bytes.

13. Commands

This chapter defines command set being used. These commands are constructed based on the bus packets as defined in chapter 12. The following commands are defined:
- Power Down
- Power Down for Cold Reset
- Wakeup
- Cold Reset
- Soft Reset
- Read Answer to Reset
- Parameter Exchange
- Protocol Binding Selection
- Status
- Data Exchange
  - Master to Slave Data Transmission
  - Slave to Master data Transmission

The following chapters specify the commands in full detail.

Note: Cold Reset is not a command being constructed based on a bus packet but based on the RST_N signal.

13.1 Power Down

The Power Down command SHALL be based on the Quick command packet and SHALL contain the data direction bit set to 0b (Wr) (see chapter 12.1).

The master device MAY NOT implement the Power Down command.

The master device MAY at any time issue the Power Down command.

The master device SHALL only assume the slave device to have entered the PWRSAV state in case the Power Down command has been acknowledged.

The master device SHALL do \( N_{\text{RETRY_PD}} \) (number of retries power down) attempts to put the device into the PWRSAV state in case the slave does not acknowledge its slave address before raising a Protocol Error. This retry limit SHALL NOT apply in the case that the previous command was the last command of a chain of Master to Slave Data Transmission commands.

The slave device SHALL be able to receive a Power Down command when its current state is the READY state and when its current state is the ACTIVE state.
On reception of a Power Down command the slave device SHALL change its state to PWRSAV when its current state is the ACTIVE state and it SHALL change its state to PWRSAV* when its current state is the READY state.

The slave device SHALL have entered the PWRSAV state or the PWRSAV* state (its power saving modes) within a time \( t_{PDE} \) (time, Power Down Enter see chapter 21) after it has received the Stop Condition of the Power Down command.

Note: Acknowledged as used above means in this case that the slave device has acknowledged the address byte.

Note: The slave device MAY implement an automatic power down by entering the PWRSAV state after a defined time of no communication when its current state is the ACTIVE state.

Note: The slave device MAY implement an automatic power down by entering the PWRSAV* state after a defined time of no communication when its current state is the READY state.

13.2 Power Down for Cold Reset

The Power Down for Cold Reset command SHALL be based on the Quick command packet and SHALL contain the data direction bit set to 1b (Rd) (see chapter 12.1).

The master device MAY implement the Power Down for Cold Reset command.

The master device MAY at any time issue the Power Down for Cold Reset command to slave devices supporting the command.

The master device SHALL only assume the slave device to have entered the PWRSAV state in case the Power Down for Cold Reset command has been acknowledged.

The master device SHALL do \( N_{RETRY,PDSCR} \) (number of retries power down for cold reset) attempts to put the device into the PWRSAV state in case the slave does not acknowledge its slave address before raising a Protocol Error. This retry limit SHALL NOT apply in the case that the previous command was the last command of a chain of Master to Slave Data Transmission commands.

The slave device SHALL implement the Power Down for Cold Reset command when supporting the Cold Reset sequence.

In case the slave device supports the Power Down for Cold Reset command it SHALL be able to receive a Power Down for Cold Reset command when its current state is the READY state and when its current state is the ACTIVE state.

On reception of a Power Down for Cold Reset command the slave device SHALL change its state to WAITRESET when its current state is the ACTIVE state or its current state is the READY state.

The slave device SHALL have entered the PWRSAV state within a time \( t_{PDE} \) (time, Power Down Enter, see chapter 21) after it has received the Stop Condition of the command and it SHALL only leave the PWRSAV state when detecting a Cold Reset.

Note: Acknowledged as used above means in this case that the slave device has acknowledged the address byte.

Note: The slave device does not react on communication on the bus anymore after the Power Down for Cold Reset command.
Note: This command may be used to put a slave device implementing the I²C-bus in software to stay in the PWRSAV state while a master communicates with other slave devices on the same bus.

13.3 Wakeup

The Wakeup command SHALL be based on the Send Byte packet.
The master device MAY NOT implement the Wakeup command.
The master device MAY at any time issue the Wakeup command.
The PCB contained SHALL have a value in accordance with Table 3.

<table>
<thead>
<tr>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>--001111b</td>
<td>Protocol Data – Wakeup command</td>
</tr>
</tbody>
</table>

Table 3 Wakeup – PCB Master to Slave

The bits b0 to b5 set to 001111b indicate the Wakeup command.
The bits b6 and b7 of the PCB of the Wakeup command are RFU.
The master device SHALL issue a Stop Condition to conclude the command and release the bus, without sending the following PCB, in case the slave device does not acknowledge its slave address within the command.
The master device SHALL always assume the slave device to have left the PWRSAV state and being ready to receive command again even if during the Wakeup command a NoAddrAck error occurred.
The master device SHALL send the next command to the slave device no later than tWNCMD (time, Wakeup Next ComManD, see chapter 21) after the end of Stop Condition of the Wakeup command.

In case the Wakeup command ends in a NoAddrAck and the command following the Wakeup command end in a NoAddrAck or NoDataAck the master device SHALL do NRETRY,W (Number of RETRY Wakeup) attempts to wake up the slave device from the PWRSAV state before raising a Protocol Error.

The slave device SHALL be able to receive a Wakeup command when its current state is the READY state, when its current state is the ACTIVE state as well as when its current state is the PWRSAV state.
The slave device SHALL change its state back to the state being in before entering the PWRSAV state.
The slave device SHALL be ready to be addressed by the master device within tCMDG after the end of the Stop Condition of the Wakeup command.

Note: A NoAddrAck error may be caused by slave devices that are not able to actually decode correctly a wakeup command while being in the PWRSAV state but they indeed need to wake up based on state changes of bus signals and then are able to detect the next command issued on the bus.
In principle such different behavior of acknowledgement could be used by the master device to differentiate or even identify different slave device implementations.
13.4 Cold Reset

It is RECOMMENDED the master device supports the Cold Reset sequence in cases of exceptional processing or to recover from communication issues.

The master device MAY at any time issue a Cold Reset sequence to slave devices supporting the RST_N signal.

The Cold Reset sequence is issued by a master device having access to the RST_N signal input of the slave device by pulling the RST_N signal to low state for at least $t_{RSTL}$ (time, ReSeT Low, see chapter 21) and then releasing to high state again afterwards.

The master device SHALL wait at least $t_{RSTG}$ (time, ReSeT Guard, see chapter 21) after releasing the RST_N signal input of the slave device to high state before sending any other command on the bus.

The master device SHALL send the Read Answer to Reset as next command after a Cold Reset sequence to the slave device and only after successful execution of the Read Answer to Reset command the master device SHALL assume the slave device has reset all its non-persistent information.

The slave device SHALL implement the Cold Reset sequence when supporting a RST_N reset signal input.

In case the slave device supports the Cold Reset sequence the slave device SHALL at any time be able to react on a Cold Reset sequence.

On reception of a Cold Reset sequence the slave device SHALL change its state to the READY state.

The slave device SHALL be ready to receive the next command within a time of $t_{RSTG}$ after the master device has released the RST_N signal to high state.

Note: A Cold Reset is sometimes also called Power-on Reset.

13.5 Soft Reset

The Soft Reset command SHALL be based on the Read block packet.

The master device MAY NOT implement the Soft Reset command.

The master device MAY at any time issue the Soft Reset command.

The PCB contained SHALL have a value in accordance with Table 4.

<table>
<thead>
<tr>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>011111b</td>
<td>Protocol Data – Soft Reset command</td>
</tr>
</tbody>
</table>

Table 4 Soft Reset – PCB Master to Slave

The bits b0 to b5 set to 011111b indicate the Soft Reset command.

The bits b6 and b7 of the PCB of the Soft Reset command are RFU.

The master device SHALL NOT assume the slave device to have successfully executed a soft reset after the Soft Reset command has been acknowledged.

The master device SHALL wait at least $t_{RSTG}$ (see chapter 21) after the end of the Stop Condition of the Soft Reset command before sending any other command on the bus.

The master device SHALL send the Read Answer to Reset as next command after a Soft Reset command to the slave device and only after successful execution of the Read
Answer to Reset command the master device SHALL assume the slave device has reset all its non-persistent information.

The master device SHALL do N\textsubscript{RETRY,SRST} (number of retries soft reset) attempts to reset the slave device in case the slave does not acknowledge its slave address before raising a Protocol Error. This retry limit SHALL NOT apply in the case that the previous command was the last command of a chain of Master to Slave Data Transmission commands.

The slave device SHALL be able to receive a Soft Reset command when its current state is the READY as well as when its current state is the ACTIVE state.

The slave device SHALL change its state to the READY state when receiving a Soft Reset command and its current state is either the READY or the ACTIVE state.

The PCB returned by the slave device SHALL have a value in accordance with Table 5.

<table>
<thead>
<tr>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000000b</td>
<td>RFU</td>
</tr>
</tbody>
</table>

Table 5 Soft Reset – PCB Slave to Master

The bits b0 to b7 of the PCB returned by the slave device are RFU.

The slave device SHALL NOT return any data bytes within the command (except the PCB itself). The slave device SHALL set the LEN field to 01h accordingly.

The slave device SHALL be ready to receive the next command within a time of t\textsubscript{RSTG} (see chapter 21) after the end of the Stop Condition of the Soft Reset command.

Note: Acknowledged as used above means in this case that the slave device has acknowledged the address byte as well as the single data byte of the Soft Reset command.

13.6 Read Answer to Reset

The Read Answer to Reset command SHALL be based on the Read block packet. The master device SHALL issue the Read Answer to Reset command to check if the slave device is in READY state and to read the slave device information contained therein.

The PCB sent by the master device SHALL have a value in accordance with Table 6.

<table>
<thead>
<tr>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>101111b</td>
<td>Protocol Data – Read Answer to Reset command</td>
</tr>
</tbody>
</table>

Table 6 Read Answer to Reset – PCB Master to Slave

The bits b0 to b5 set to 101111b indicate the Read Answer to Reset command. The bits b6 and b7 of the PCB send by the master device are RFU.

The master device SHALL do N\textsubscript{RETRY,RAATR} (number of retries read answer to reset) attempts in case the slave does not acknowledge its slave address before raising a Protocol Error. This retry SHALL include a retry of the previous sequence or command in case it was a Cold Reset, Soft Reset or Wakeup. The retry limit SHALL NOT apply in the case that the previous command was the last command of a chain of Master to Slave Data Transmission commands.

The slave device SHALL only acknowledge the command when in READY state.
The slave device SHALL change state to the ACTIVE state when receiving a Read
Answer to Reset command and its current state is the READY state.

The PCB returned by the slave device SHALL have a value in accordance with Table 7.

<table>
<thead>
<tr>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000000b</td>
<td>RFU</td>
</tr>
</tbody>
</table>

Table 7 Read Answer to Reset – PCB Slave to Master

The bits b0 to b7 of the PCB returned by the slave device are RFU.

The slave device SHALL return its Answer to Reset data within the data field of the
command in accordance with the definition in chapter 15.

A maximum of $\text{CDB_{ATS,MAX}}$ (Command Data Bytes, Answer To Reset, MAXimum) are
allowed to be returned as data bytes by the slave device.

The master device SHALL only apply and use the information returned by the slave
device within its Answer to Reset data for commands following the Read Answer to
Reset command.

13.7 Parameter Exchange

The Parameter Exchange command SHALL be based on the Read block packet.
The master device MAY NOT implement the Parameter Exchange command.

The master device MAY issue the Parameter Exchange command to either indicate the
support of number of data bytes in a Master to Slave Data Transmission command
above $\text{CDB_{ISM,DEF}}$ or to check for number of data bytes in a Slave to Master Data
Transmission command above $\text{CDB_{IMS,DEF}}$ supported by the slave device.

The master device SHALL preferably issue the Parameter Exchange command after the
Read Answer to Reset command and before any other command.

The PCB sent by the master device SHALL have a value in accordance with Table 8.

<table>
<thead>
<tr>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>--1111111b</td>
<td>Protocol Data – Parameter Exchange command</td>
</tr>
<tr>
<td>YY-------b</td>
<td>YYb codes $\text{CDB_{ISM,MAX}}$</td>
</tr>
</tbody>
</table>

Table 8 Parameter Exchange – PCB Master to Slave

The bits b0 to b5 set to 111111b of the PCB send by the master device indicate the
Parameter Exchange command.

The bits b6 and b7 of the PCB send by the master device code the $\text{CDB_{ISM,MAX}}$
(Command Data Bytes Integer, Slave to Master, MAXimum) value. Based on the
announced $\text{CDB_{ISM,MAX}}$ value the slave device MAY send up to $\text{CDB_{SM,MAX}}$
(Command Data Bytes, Slave to Master, MAXimum) bytes according to Table 9 within following
Block read packet.

<table>
<thead>
<tr>
<th>$\text{CDB_{SM,MAX}}$</th>
<th>$\text{CDB_{SM,MAX}}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>00b</td>
<td>29</td>
</tr>
<tr>
<td>01b</td>
<td>61</td>
</tr>
<tr>
<td>10b</td>
<td>125</td>
</tr>
<tr>
<td>11b</td>
<td>253</td>
</tr>
</tbody>
</table>

Table 9 Maximum Data Bytes – Slave to Master
The CDBSM,MAX as indicated via its CDBISM,MAX by the master device overrides the CDBSM,DEF within the slave device. The overwrite stays valid until the slave device enters the READY state.

The master device SHALL be able to receive CDBSM,MAX data bytes in a Slave to Master Data Transmission command as indicated by the CDBISM,MAX sent in the Parameter Exchange command.

The master device SHALL do NRETRY,PE (number of retries parameter exchange) attempts in case the slave does not acknowledge its slave address before raising a Protocol Error.

The slave device SHALL only acknowledge the command when in ACTIVE state.

The slave device SHALL NOT change its state when receiving a Parameter Exchange command.

The PCB returned by the slave device SHALL have a value in accordance with Table 10.

<table>
<thead>
<tr>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>----Zz--b</td>
<td>ZZb codes CDBIMS,MAX</td>
</tr>
<tr>
<td>--NN----b</td>
<td>NNb codes the bitwise negated CDBIMS,MAX</td>
</tr>
<tr>
<td>YY----b</td>
<td>YYb codes CDBISM,MAX confirmation</td>
</tr>
</tbody>
</table>

Table 10 Parameter Exchange – PCB Slave to Master

The bits b0 and b1 of the PCB returned by the slave device are RFU.

The bits b2 and b3 of the PCB returned by the slave device code the CDBIMS,MAX (Command Data Bytes Integer, Master to Slave, MAXimum) value. Based on the announced CDBIMS,MAX value the master device MAY send up to CDBMS,MAX (Command Data Bytes, Master to Slave, MAXimum) bytes according to Table 11 within following Block write packet.

<table>
<thead>
<tr>
<th>CDBIMS,MAX</th>
<th>CDBMS,MAX</th>
</tr>
</thead>
<tbody>
<tr>
<td>00b</td>
<td>32</td>
</tr>
<tr>
<td>01b</td>
<td>64</td>
</tr>
<tr>
<td>10b</td>
<td>128</td>
</tr>
<tr>
<td>11b</td>
<td>253</td>
</tr>
</tbody>
</table>

Table 11 Maximum Data Bytes – Master to Slave

The bits b4 and b5 of the PCB returned by the slave device code the bitwise negated CDBIMS,MAX value.

The bits b6 and b7 of the PCB returned by the slave device code the CDBISM,MAX confirmation containing the acknowledgement of the CDBISM,MAX received from the master device.

The value of the CDBISM,MAX confirmation returned by the slave device SHALL have the same value as the CDBISM,MAX in the PCB send by the master device.

The slave device SHALL NOT return any data bytes within the command (except the PCB itself). The slave device SHALL set the LEN field to 01h accordingly.

The slave device SHALL be able to receive CDBMS,MAX data bytes in a Master to Slave Data Transmission command as indicated by the CDBIMS,MAX returned in the Parameter Exchange command.
The CDBMS,MAX as indicated via its CDBI%M,MAX by the slave overrides the CDB%M,DEF in the master device. The overwrite stays valid until the master device issues a Power Down for Cold Reset, a Cold Reset or a Soft Reset command to the slave device.

The master device SHALL detect a mismatch between the CDBI%M,MAX and the CDBI%M,MAX confirmation and issue a Protocol Error in case of a mismatch (see chapter 14.2).

The master device SHALL bitwise negate one of the CDBI%M,MAX values received, it SHALL compare the result of the calculation with the other value received, it SHALL detect a mismatch between the resulting values CDBI%M,MAX and the bitwise negated CDBI%M,MAX and it SHALL issue a Protocol Error in case of a mismatch (see chapter 14.2).

After the Parameter Exchange command the master device MAY send up to CDB%M,MAX data bytes in a Data Transmission command.

After the Parameter Exchange command the slave device MAY return up to CDB%M,MAX data bytes in a Slave to Master Data Transmission command.

Note: The CDBI%M,MAX is confirmed back by the slave device to allow the master device to detect communication errors during the exchange of the information.

Note: The CDBI%M,MAX is transferred as bitwise negated value as well to allow the master device to detect communication errors.

Note: It’s strongly proposed to implement the Protocol Exchange command in case the master device is I2C compliant and supports a CDBI%M above CDBI%M,DEF as this will allow for an improved performance of the data exchange in case of an high amount of data bytes is to be exchanged.

### 13.8 Protocol Binding Selection

The Protocol Binding Selection command SHALL be based on the Read block packet. The master device MAY NOT implement the Protocol Binding Selection command.

The master device SHALL only issue the Protocol Binding Selection command to change the protocol binding to another protocol binding then the default one indicated by the slave device (see chapter 15.2.2).

The PCB sent by the master device SHALL have a value in accordance with Table 12.

<table>
<thead>
<tr>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0011b</td>
<td>Protocol Data – Protocol Binding Selection command</td>
</tr>
<tr>
<td>YYYY----b</td>
<td>YYYYb codes the protocol binding request</td>
</tr>
</tbody>
</table>

Table 12 Protocol Binding Selection – PCB Master to Slave

The bits b0 to b3 set to 0011b indicate the Protocol Binding Selection command.

The bits b4 to b7 of the PCB send by the master device code the protocol binding request containing specific protocol binding to be selected (details see Table 14).

The master device SHALL do N\text{RETRY,PBS} (number of retries protocol binding selection) attempts in case the slave does not acknowledge its slave address before raising a Protocol Error.

The slave device SHALL only acknowledge the command when in ACTIVE state.
The slave device SHALL NOT change its state when receiving a Protocol binding Selection command.

The PCB returned by the slave device SHALL have a value in accordance with Table 13.

<table>
<thead>
<tr>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>YYYY---b</td>
<td>YYYYb codes the protocol binding confirmation</td>
</tr>
</tbody>
</table>

Table 13 Protocol Binding Selection – PCB Slave to Master

The bits b4 to b7 of the PCB returned by the slave device code the protocol binding confirmation containing the acknowledgement of the protocol binding (details see Table 14).

<table>
<thead>
<tr>
<th>Value YYYY</th>
<th>Selected protocol</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>protocol indicated with bit 0 of Support protocol bindings element in the ATR</td>
</tr>
<tr>
<td></td>
<td>(section 15.2.1)</td>
</tr>
<tr>
<td>0001</td>
<td>protocol indicated with bit 1 of Support protocol bindings element in the ATR</td>
</tr>
<tr>
<td></td>
<td>(section 15.2.1)</td>
</tr>
<tr>
<td>0010</td>
<td>protocol indicated with bit 2 of Support protocol bindings element in the ATR</td>
</tr>
<tr>
<td></td>
<td>(section 15.2.1)</td>
</tr>
<tr>
<td>0011</td>
<td>protocol indicated with bit 3 of Support protocol bindings element in the ATR</td>
</tr>
<tr>
<td></td>
<td>(section 15.2.1)</td>
</tr>
<tr>
<td>0011</td>
<td>protocol indicated with bit 4 of Support protocol bindings element in the ATR</td>
</tr>
<tr>
<td></td>
<td>(section 15.2.1)</td>
</tr>
<tr>
<td>0101</td>
<td>protocol indicated with bit 5 of Support protocol bindings element in the ATR</td>
</tr>
<tr>
<td></td>
<td>(section 15.2.1)</td>
</tr>
<tr>
<td>0110</td>
<td>protocol indicated with bit 6 of Support protocol bindings element in the ATR</td>
</tr>
<tr>
<td></td>
<td>(section 15.2.1)</td>
</tr>
<tr>
<td>0111</td>
<td>protocol indicated with bit 7 of Support protocol bindings element in the ATR</td>
</tr>
<tr>
<td></td>
<td>(section 15.2.1)</td>
</tr>
<tr>
<td>1---</td>
<td>RFU</td>
</tr>
</tbody>
</table>

Table 14 Protocol Binding Confirmation code

The value of the protocol binding confirmation returned by the slave device SHALL have the same value as the protocol binding request in the PCB send by the master device.

The bits b0 to b3 of the PCB returned by the slave device are RFU.

The slave device SHALL NOT respond any data bytes within the command (except the PCB itself). The slave device SHALL set the LEN field to 01h accordingly.

The slave device SHALL switch to the protocol binding selected by the master device immediately after the end of the Stop Condition of the protocol binding Selection command.

The slave device SHALL be able to receive a next command in the applied protocol binding within tCMDG after the end of the Stop Condition of the Protocol Binding Selection command.

The master device SHALL detect a mismatch between the protocol binding request and the protocol binding confirmation and it SHALL issue a Protocol Exception in case of a mismatch (see chapter 14.2).

The master device SHALL use the selected protocol binding for any command following the Protocol Binding Selection command.
Note: The master device rules are defined to only select a protocol binding indicated to be supported by the slave device (see chapter 15.2.1). As a result of that a slave device not indicating more protocol bindings than the one activated by default could actually skip the support of this command.

### 13.9 Status

The Status command SHALL be based on the Read block packet.

The master device SHALL implement the Parameter Exchange command.

The master device SHALL issue the Status command to query the status of the slave device and to check for pending protocol exceptions of the slave device.

The PCB sent by the master device SHALL have a value in accordance with Table 15.

<table>
<thead>
<tr>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0111b</td>
<td>Protocol Data – Status command</td>
</tr>
</tbody>
</table>

Table 15 Status – PCB Master to Slave

The bits b0 to b3 of the PCB set to 0111b indicate the Status command.

The bits b4 to b7 of the PCB are RFU.

The slave device SHALL acknowledge the command when in ACTIVE state and it MAY acknowledge the command when in PROCESSING state.

The slave device SHALL NOT change its state when receiving a Status command.

The PCB returned by the slave device SHALL have a value in accordance with Table 16.

<table>
<thead>
<tr>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0111b</td>
<td>Protocol Data – Status command</td>
</tr>
</tbody>
</table>

Table 16 Status – PCB Slave to Master

The bits b4 to b7 of the PCB returned by the slave device code the exception information according to Table 21.

The bits b0 to b3 of the PCB returned by the slave device set to 0111b indicate the Status response.

The slave device SHALL NOT respond any data bytes within the command (except the PCB itself). The slave device SHALL set the LEN field to 01h accordingly.

The master device SHALL raise a protocol exception in case the slave device returns status information different from 0000b and 0001b and SHALL continue as described in chapter 14.1.2.

The slave device SHALL only return its current protocol status exception information and it SHALL NOT reset any pending protocol exception.

The slave device MAY NOT acknowledge the Status command when busy.

Note: The Status command allows the master device to detect error occurred on the slave device as well as to detect a busy but still responsive slave device. In the first case an exception handling will be started whereas in the latter case the master device will continue to wait until a timeout occurs.
13.10 Data Exchange

Two kinds of Data Transmission commands are defined for exchanging data:
- Master to Slave Data Transmission and
- Slave to Master Data Transmission

Both commands are used to exchange Payload Streams and Payload Chunks as defined by the mappings (see chapter 16).

Note: The data transmission commands are used to actually exchange in a fully transparent way the Payload Streams. The Payload Streams are typically APDUs that are exchanged.

13.10.1 Protocol Control Byte

The elements contained within a PCB that SHALL be used within Data Transmission commands are based on Table 17.

<table>
<thead>
<tr>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>00b</td>
<td>Protocol Data – Master to Slave Data Transmission command</td>
</tr>
<tr>
<td>10b</td>
<td>Protocol Data – Slave to Master Data Transmission command</td>
</tr>
<tr>
<td>EE-b</td>
<td>EEb codes the error detection code used</td>
</tr>
<tr>
<td>SSS-b</td>
<td>SSSb codes the sequence counter</td>
</tr>
<tr>
<td>M-b</td>
<td>Mb codes the More bit</td>
</tr>
</tbody>
</table>

Table 17 Data Transmission – Protocol Control Byte

The individual elements of the PCB MAY or MAY NOT be used depending on the communication direction or Data Transmission command used (see chapter 13.10.1.3 and chapter 13.10.4).

The bits b0 and b1 set to 00b indicate a Master to Slave Data Transmission command and the bits b0 and b1 set to 10b indicate a Slave to Master Data Transmission command.

13.10.1.1 Error Detection Code

The bits b2 and b3 of the PCB encode the error detection code used as defined in Table 18.

<table>
<thead>
<tr>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>00b</td>
<td>No error detection code is used</td>
</tr>
<tr>
<td>01b</td>
<td>LRC error detection is used (see chapter 15.1.2)</td>
</tr>
</tbody>
</table>

Table 18 PCB – Error Detection Code

The master device MAY NOT use any error detection code.

The master device SHALL only use error detection codes indicated to be supported by the slave device (see chapter 15.1.2).

The master device sets the used error detection code used for communication with the slave device by its indication in the first Master to Slave Data Transmission command.

The master device SHALL NOT switch between different or no error detection code use during a single session.
13.10.1.2 Sequence counter

The bits b4 to b6 of the PCB of a Master to Slave Data Transmission command as well as a Slave to Master Data Transmission command encode each an independent sequence counter of 3 bits in size.

The master device and the slave device manage each two independent sequence counter.

The master device SHALL implement a sequence counter used within Master to Slave Data Transmission commands called SC\text{M,MS} (Sequence Counter Master, Master to Slave) and a sequence counter to be compared with the sequence counter received in Slave to Master Data Transmission commands called SC\text{M,SM} (Sequence Counter Master Slave to Master).

The slave device SHALL implement a sequence counter used within Slave to Master Data Transmission commands called SC\text{S,SM} (Sequence Counter Slave, Slave to Master) and a sequence counter to be compared with the sequence counter received in Master to Slave Data Transmission commands called SC\text{S,MS} (Sequence Counter Slave, Master to Slave).

Sequence counter are defined to be able to identify disordered or more specifically missed Data Transmission commands.

Sequence counter SHALL be implemented as a rolling code that starts at zero again when it overruns (after 111b it transitions to 000b at the next increment).

The master device SHALL initialize both of its sequence counter to zero at the activation of a slave device.

The master device SHALL increment SC\text{M,MS} at any time it has successfully transmitted a Master to Slave Data Transmission command.

The slave device SHALL initialize both of its sequence counter to 111b when entering the READY state.

The slave device SHALL increment SC\text{S,SM} at any time it has acknowledged a Slave to Master Data Transmission command.

Note: Acknowledged as used above means in this case that the slave device has acknowledged the address byte of a Slave to Master Data Transmission command.

13.10.1.3 Data Chaining

The bit b7 of the PCB encodes the More bit.

For the usage of data transmission, for both master to slave and as slave to master communication, the More bit set to 1b indicates that the data bytes of this packet to contain a Payload Chunk and not a complete Payload Stream and so to be continued by a subsequent Payload Chunk in the next Data Transmission command (see chapter \textbf{16}).

The last Data Transmission command of chain SHALL always have the More bit set to 0b.

The master device and the slave device SHALL use the chaining in case the Payload Stream does not fit into a single Data Transmission Command.

The master device SHALL split the Payload Stream into Payload Chunks so that the individual Data Transmission commands with the More bit set to 1b are filled to its
maximum amount of bytes taking the use of the OPTIONAL error detection code into account.

The slave device MAY typically split the Payload Stream into Payload Chunks so that the individual Data Transmission commands with the More bit set to 1b are filled to its maximum amount of bytes.

13.10.2 Length

The LEN (LENgth) byte indicates the number of bytes to send or receive.

13.10.3 Master to Slave Data Transmission

The Master to Slave Data Transmission command SHALL be based on the Write block packet.

The master device SHALL implement the Master to Slave Data Transmission command.

The master device SHALL use the structure for the Master to Slave Data Transmission command as shown in Figure 5 when no error detection code is used:

1 7 1 1 8 1 8 1 8
S SADDR Wr A PCB A LEN = n A Data 1 ...

Figure 5 Master to Slave Data Transmission – Structure no EDC

The Master to Slave Data Transmission command SHALL use the structure as shown in Figure 6 when the OPTIONAL error detection code is used:

1 7 1 1 8 1 8 1 8
S SADDR Wr A PCB A LEN = n A Data 1 ...

8 1 8 1 1
Data 2 A ... Data n A P

Figure 6 Master to Slave Data Transmission – Structure with EDC

Note: CDBMS equals n in the structure without EDC (Figure 5) and CDBMS equals n-2 in the structure with EDC (Figure 6). Hence, the maximum number of Data bytes (CDBMS,MAX) sent by the slave device is the same in both cases.

The master device SHALL issue the command to transmit Payload Streams to the slave device following the rules and order defined below:

1. The master device SHALL send as many Master to Slave Data Transmission commands in a chain indicating data chaining as needed to convey the Payload Stream as defined by the selected mapping and the selected error detection code (see chapter 16).

2. The master device SHALL send (insert) a Status command after each Master to Slave Data Transmission command and if needed retry Status commands failing with an NoAddrAck error for a time of tFW (time, Frame Waiting) + tMD (time, Master Delay) in the following conditions
a. after each Master to Slave Data Transmission command indicating chaining
b. when the complete Payload Stream has been transmitted

3. The master device SHALL analyze the status code received and continue as follows
   - The master device SHALL reset its waiting time (to accept waiting for another period of tFW) in case the status code equals 0001b and it has not transmitted the complete Payload Stream.
   - The master device SHALL continue sending further data bytes according to step 1 in case the status code equals 0000b and as long as not the complete Payload Stream has been sent.
   - The master device SHALL start reading a Payload Stream from the slave device by issuing a Slave to Master Data Transmission command (see chapter 13.10.4) in case the status code equals 0000b and the complete Payload Stream has been sent.
   - The master device SHALL re-transmit the chain of Master to Slave Data Transmission commands transmitted in step 1 since the last Status command has been inserted for NRETRY.DE (number of retries data exchange) times before generating a Protocol Error (see chapter 14.2) in case the status code does not equal 0000b or 0001b.

The master device SHALL NOT interlace a chain of Master to Slave Data Transmission commands with any other command then the Status command.

The PCB sent by the master device SHALL be encoded as defined in chapter 13.10.1 and contain SCM,MS as sequence counter.

The master device SHALL respect the maximum number of data bytes being allowed in a single Master to Slave Data Transmission command according to chapter 12.3 and chapter 13.7.

The master device MAY start to poll for a Payload Stream to be available on the slave device by sending a Slave to Master Data Transmission command after the master device has send the last Master to Slave Data Transmission command of a chain.

The slave device SHALL only acknowledge the command when in READY or in ACTIVE state.

The slave device SHALL change state to the ACTIVE state when receiving a Master to Slave Data Transmission command.

The slave device SHALL raise an exception Unexpected Command (see Table 21) if two consecutive Master to Slave Data Transmission commands are received and no exception is pending.

The slave device SHALL accept a sequence counter of 000b within the first PCB received from the master device.

The slave device SHALL be able to analyze the sequence counter received within the PCB from the master device and in case the sequence counter does not equal an increment by one compared to the last sequence counter received the slave device SHALL raise a Protocol Exception and it SHALL expect a sequence counter of 000b within the next PCB received.
The slave device SHALL verify the error detection code, if any, and in case it does not match the value calculated out of the data bytes received it SHALL raise an exception.

The slave device SHALL continue to receive and acknowledge data bytes within a chain of Master to Slave Data Transmission commands even though it MAY NOT expect the amount of data contained to avoid exceptions for reasons other than actual data integrity check failures.

In case no Protocol Exception has been raised the slave device SHALL hand off any complete Payload Stream received to the adjacent higher layer and the slave device SHALL then enter the PROCESSING state.

The slave device MAY NOT acknowledge commands as long as being in PROCESSING state.

The slave device SHALL re-enter the ACTIVE state when a Payload Stream has been made available by the adjacent higher layer to be returned (see chapter 18).

Note: Acknowledged as used above means in this case that the slave device acknowledges the address bytes and all contained data bytes of Slave to Master Data Transmission commands.

Note: The slave device will need to be implemented to avoid buffer overflows created by a master device sending more data bytes then fitting in its Payload Stream buffer.

Note: The slave device typically hands-off Payload Streams to the adjacent higher layer and not individual Payload Chunks as those do only reflect a part of the complete higher layer data. But in case of very long Payload Streams the protocol buffer may not be large enough to fit the whole Payload Stream the slave device may hand off data to the adjacent higher layer after a certain number of data bytes.

13.10.4 Slave to Master Data Transmission

The Slave to Master Data Transmission command SHALL be based on the Read block packet.

The master device SHALL implement the Slave to Master Data Transmission command.

The master device SHALL issue the command to retrieve Payload Streams from the slave device.

The master device SHALL only issue the command after at least one complete Payload Stream has been sent to the slave device using the Master to Slave Data Transmission (see chapter 13.10.2).

The Slave to Master Data Transmission command SHALL use the structure as shown in Figure 7 when no error detection code is used:

```
1 7 1 1 8 1 1 7 1 1 8 1 1
S SADDR Wr A PCB A Sr SADDR Rd A LEN = n A ...
```

```
8 1 1 8 1 1 8 1 1
PCB A Data 1 A ... Data n-1 A P 1
```

Figure 7 Slave to Master Data Transmission – Structure no EDC
The Slave to Master Data Transmission command SHALL use the structure as shown in Figure 8 when error detection code is used:

```
  1  7  1  8  1  7  1  1  8  1
S SADDR Wr A PCB A Sr SADDR Rd A LEN = n A ...
```

Figure 8 Slave to Master Data Transmission – Structure with EDC

Note: CDBSM equals n-1 in the structure without EDC (Figure 7) and CDBSM equals n-2 in the structure with EDC (Figure 8). Hence, the maximum number of Data bytes (CDBSM,MAX) sent by the slave device is the same in both cases.

The PCB sent by the master device SHALL have a value in accordance with Table 19.

Table 19 Slave to Master Data Transmission – PCB Master to Slave

The master device SHALL set the Re-transmission bit in the PCB to 0b for the first Slave to Master Data Transmission command in a chain.

The master device SHALL indicate a re-transmission of not correctly received Slave to Master Data Transmission commands to the slave device by setting the Re-transmission bit in the PCB send to 1b.

The slave device SHALL be prepared to return a Payload Chunk as many times as the master is requesting it via a Slave to Master Data Transmission command. The slave should confirm it with the bit b7 set to 0b in the return PCB.

The bits b2 to b6 of the PCB sent by the master device are RFU.

The slave device SHALL only acknowledge the command when in ACTIVE state.

The slave device MAY NOT respond to a Slave to Master Data Transmission command when it has not received any complete Payload Stream from the master device before.

The slave device SHALL NOT change its state when receiving a Slave to Master Data Transmission command.

The PCB returned by the slave device SHALL be encoded as defined in chapter 13.10.1 and contain SCS,SM as sequence counter except for the case where the slave device indicated a protocol exception where it indicates this as defined in chapter 14.1.1.

The master device SHALL continue to retry a not acknowledged Slave to Master Data Transmission command for a time of tFW + tMD.

The master device SHALL issue a Protocol Error in case it has not got any response after the time tFW + tMD.

The master device SHALL accept a sequence counter of 000b within the first PCB received from the slave device.

The master device SHALL be able to analyze the sequence counter received within the PCB from the slave device and in case the sequence counter does not equal an increment by one compared to the last sequence counter received the master device
SHALL issue a Protocol Reset command it SHALL expect a sequence counter of 000b within the next PCB received.

The slave device SHALL indicate the error detection code in the returned PCB according to the error detection code used in the preceding Master to Slave Data Transmission command (see chapter 13.10.1.3).

The slave device SHALL respect the maximum number of data bytes being allowed in a single Master to Slave Data Transmission command according to chapter 12.3 and chapter 13.7.

The master device SHALL be able to detect a protocol exception response returned by the slave device and in such case the master device SHALL reset its sequence counter to 000b and the master device SHALL raise a Protocol Exception.

The master device SHALL continue to send Slave to Master Data Transmission commands as long as the More bit of the PCB returned by the slave device is set to 1b.

The master device SHALL verify the error detection code contained in the current Data Transmission command of a chain, if any, and in case it does not match the value calculated out of the data bytes received from the slave device, The master device SHALL then initiate a retransmission for NRETRY.DE (number of retries data exchange) times before raising a Protocol Error (see chapter 14.2).

Note: The master device will need to be implemented to avoid buffer overflows created by a slave device sending more data bytes than fitting in its Payload Stream buffer.

Note: The master device needs to poll the slave device until a Payload Stream to become available. To make sure that this does not end in a deadlock a maximum time \( t_{RW} \) has been defined in which the slave device needs to respond independently if a Payload Stream has become available or not. With that the slave device informs the master device it’s still alive but not ready to return a Payload Stream, yet.

Note: For the usage of flow control, only for slave to master communication, the Re-transmission bit is used by the master device to indicate a re-transmission of individual Payload Chunks.

### 14. Protocol Exception and Error Handling

This chapter defines the exception and error handling of the protocol for both the slave devices and the master devices according to the following two classifications of errors:

- Protocol Exception and
- Protocol Error

#### 14.1 Protocol Exception Handling

The protocol exceptions are split into the exceptions detected by the master device and the one detected by the slave device.

An exception detected by the slave device will be announced to the master device so that after the next command exchange the master is aware of the exception on the slave side as well.
14.1.1 Slave Device detects an Exception

In case a protocol exception is raised within the slave device it SHALL respond to the next command based on a Read block packet a status response using a PCB value as defined in Table 20.

<table>
<thead>
<tr>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>----0111b</td>
<td>Status</td>
</tr>
<tr>
<td>YYYY----b</td>
<td>Status Code</td>
</tr>
</tbody>
</table>

Table 20 Protocol Control Byte – Status Response

The bits b0 to b3 set to 0111b indicate a status response.

The bits b4 to b7 of the PCB returned by the slave device SHALL code the status code according to Table 21.

<table>
<thead>
<tr>
<th>Value</th>
<th>Meaning</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000b</td>
<td>Normal processing</td>
<td>No exception detected; slave device is ready</td>
</tr>
<tr>
<td>0001b</td>
<td>Normal processing</td>
<td>No exception detected, slave device is busy</td>
</tr>
<tr>
<td>1000b</td>
<td>No Precise Diagnosis</td>
<td>Exception raised but no further information given</td>
</tr>
<tr>
<td>1001b</td>
<td>Over clocking</td>
<td>A too high data rate generated by the master device has been detected (high possibility for a loss of data bits)</td>
</tr>
<tr>
<td>1010b</td>
<td>Unexpected Sequence</td>
<td>An invalid I2C sequence involving an unexpected Sr, P, Wr, ACK or NACK condition has been detected</td>
</tr>
<tr>
<td>1011b</td>
<td>Invalid Data Length</td>
<td>The number of indicated bytes does not match the actually received number of data bytes or data received does not match multiple bytes of 8 bits</td>
</tr>
<tr>
<td>1100b</td>
<td>Unexpected Command</td>
<td>An unexpected (invalid or out of context) command has been received, the sequence counter might be out of sync or too many commands using chaining have been received (buffer overflow)</td>
</tr>
<tr>
<td>1101b</td>
<td>Invalid EDC</td>
<td>The EDC verification of the last received command failed</td>
</tr>
<tr>
<td>1111</td>
<td>Other Exception</td>
<td>Any other kind of exception not covered by the values in the range from 100h to 1100h</td>
</tr>
</tbody>
</table>

Table 21 Status Codes

All other values not defined in Table 21 of the status code are RFU.

The slave device MAY return specific status code indications in the status response but doing so the slave device SHALL always return the value 1000h instead of the specific status code allowing the master device to detect that the slave device does not support the specific status code indication.

The slave device SHALL NOT respond any data bytes within the command containing the exception information (except the PCB itself). The slave device SHALL set the LEN field to 01h accordingly.

The slave device SHALL reset a pending exception after a Master to Slave data transmission command or after a Slave to Master transmission command has been answered without any further error.

The slave device MAY overwrite a pending exception in case a new exception is raised in addition.

The slave device SHALL discard all received Payload Chunks in case chaining using Master to Slave Data Transmission commands is active.
14.1.2 Master Device detects an Exception

In case a protocol exception is raised within the master device it SHALL react according to one of the following cases:

- In case chaining using Slave to Master Data Transmission commands is active the master device SHALL initiate a retransmission of the whole chain according to Chapter 13.10.4 for $N_{\text{RETRY,DE}}$ (number of retries data exchange) times before raising a Protocol Error.

- In case chaining using Slave to Master Data Transmission commands is not active the master device SHALL retransmit the previous command for $N_{\text{RETRY,DE}}$ (number of retries data exchange) times before raising a Protocol Error.

Note: In case the exception is the result of an exception returned by the slave device the previous command as used above is actually the command before the one returning the exception information.

14.2 Protocol Error Handling

In case a Protocol Error is raised within the master device it SHALL abort the communication with the slave device and it SHALL initiate either a Cold Reset or a Soft Reset to the slave device.

Afterwards the master device MAY restart the communication with the slave device.

Note: In this version of the specification there is no requirement for slave devices to raise Protocol Errors.

15. Answer to Reset

The Answer to Reset is returned by a slave device within a Read Answer to Reset command (see chapter 13.6).

The slave device SHALL return the following information contained in data objects within the data bytes as response to the Read Answer to Reset:

- Low level protocol,
- Protocol binding,
- Higher layer,
- Operating system and Identification

The master device SHALL be able to decode any kind of data object respectively tag values returned.

The master device SHALL ignore unknown data objects respectively tag values received independently if they are received before, in between or after the herein defined data objects.

The slave device SHALL provide the information as data objects encoded in TLV format (see chapter 1.4.6)

The slave device SHALL return the data objects in the fixed order as listed below in Table 22.
The slave device SHALL always return all REQUIRED data objects even though the actual data contained in the value field of the data objects MAY be empty, though.

The following table defines the data objects respectively tag values used:

<table>
<thead>
<tr>
<th>Tag Value</th>
<th>Meaning</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>B8h</td>
<td>Low level data object</td>
<td>REQUIRED tag</td>
</tr>
<tr>
<td>B9h</td>
<td>Protocol binding data object</td>
<td>REQUIRED tag</td>
</tr>
<tr>
<td>BAh</td>
<td>Higher layer data object</td>
<td>OPTIONAL tag</td>
</tr>
<tr>
<td>BBh</td>
<td>Operating system data object</td>
<td>OPTIONAL tag</td>
</tr>
<tr>
<td>BC0h</td>
<td>Identification data object</td>
<td>OPTIONAL tag</td>
</tr>
</tbody>
</table>

Table 22 Read Answer to Reset – Data objects

Note: The slave device is not allowed to leave out any of the as REQUIRED defined data objects. This is done to allow for an optimized implementation on master device side. Anyhow the master device needs to be capable of ignoring data objects received that are unknown according to the rules set. In cases where the individual value field of data objects may be empty or in cases where the data object may not be present (only for OPTIONAL tags) the master device needs to respect the default values as defined for each element within the data objects.

15.1 Low Level Data Object

The low-level data object SHALL be encoded using the tag as defined in Table 22.

The length field SHALL be set to the number of contained bytes according to the number of bytes returned within the value field.

The value field MAY contain the following elements:

- Slave device protocol version
- Error detection code
- Frame waiting integer
- Communication speed

Table 23 defines the offset and size of the elements within the low level data object.

<table>
<thead>
<tr>
<th>Offset (bytes)</th>
<th>Size (bytes)</th>
<th>Element</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>Slave device protocol version</td>
<td>REQUIRED field</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Error detection codes</td>
<td>REQUIRED field</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>Frame waiting integer</td>
<td>OPTIONAL field</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>Communication speed</td>
<td>OPTIONAL field</td>
</tr>
</tbody>
</table>

Table 23 Low Level Data Object – Data Elements

Any additional byte within the low-level data object is RFU.

Note: Slave devices are allowed to return only the maximum amount of bytes as defined in the according data objects. Anyhow, master devices need to ignore additional bytes returned by a slave device according to the RFU rule.

Note: In case a slave device returns additional elements within this data group based on a future version of this specification it will always need to return all values as defined in this version of the specification. This includes the REQUIRED and
OPTIONAL ones as otherwise the separation of the elements would not be possible without ambiguity.

15.1.1 Slave Device Protocol Version

The SDPV (Slave Device Protocol Version) indicates the specification version the slave device is compliant to. The protocol SHALL consist of one byte where the bits b4 to b7 SHALL indicate the major version number SDPVMA (SDPV MAjor), and the bits b0 to b3 SHALL indicate the minor version number SDPVMI (SDPV MInor).

The actual SDPV value is defined in chapter 17.

The slave device SHALL always return this data element.

15.1.2 Error Detection Codes

The slave device SHALL indicate its capability to support an error detection code to check the integrity of Payload Streams and Payload Chunks being exchanged within the data exchange in accordance with Table 24.

<table>
<thead>
<tr>
<th>Value</th>
<th>Error Detection Codes</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000001b</td>
<td>LRC is supported</td>
</tr>
</tbody>
</table>

Table 24 Data Element – Error Detection Codes

Each bit codes a single error detection code supported. All not defined bits of the error detection code data element are RFU.

The slave device does not support the use of an error detection code in case no bit is set.

The slave device SHALL implement the error detection codes it indicates to support.

The slave device SHALL always return this data element.

15.1.2.1 Longitudinal Redundancy Code

The LRC (Longitudinal Redundancy Code) SHALL be 8 bits (1 byte) in size.

The LRC SHALL be implemented as an exclusive-oring of all data bytes of the command.

The LRC is verified by calculating an exclusive-oring of all data bytes of the command including the LRC value itself and the result SHALL be 00h.

15.1.3 Frame Waiting Integer

The slave device MAY indicate its maximum delay between two acknowledged commands. This maximum delay is called \( t_{FW} \) (time, Frame Waiting). The slave device does not indicate the \( t_{FW} \) directly but via a Frame Waiting Integer (FWI). The \( t_{FW} \) is calculated by the following formula:

\[
t_{FW} = 10\text{ms} \times 2^{FWI}
\]

The slave device SHALL only code a FWI within the range specified in Table 33. All other values are RFU. The master device SHALL use the default value FWIDEF for FWI as specified in Table 33 in case the slave device does not return an FWI value.

15.1.4 Communication Speed

The slave device SHALL indicate its capability to support a communication speed above \( BR_{INIT} \) called \( BR_{S,MAX} \) in accordance with Table 25.
Value | Communication Speed
---|---
-----0000b | A bit rate of up to 100 kbit/s is supported
-----0001b | A bit rate of up to 150 kbit/s is supported
-----0010b | A bit rate of up to 200 kbit/s is supported
-----0011b | A bit rate of up to 300 kbit/s is supported
-----0100b | A bit rate of up to 400 kbit/s is supported
-----0101b | A bit rate of up to 1 Mbit/s is supported
-----0110b | A bit rate of up to 3.4 Mbit/s is supported
-----1111b | No information available

Table 25 Data Element – Communication Speed

The bits b0 to b3 code BR\text{S,MAX} (Bit Rate, Slave, MAXimum) supported by the slave device. All bit combinations not defined in Table 25 and the bits b4 to b7 are RFU.

The slave device does not support the use of communication speeds above \text{BRINIT} in case the bits b0 to b3 are set to 0000b.

The slave device MAY return this data element.

The master device SHALL only use a communication speed above \text{BRINIT} in case the slave device indicates support for \text{BR\text{S,MAX}} above \text{BRINIT}.

The master device SHALL only use a communication speed of up to \text{BR\text{S,MAX}}.

The master SHALL NOT use a communication speed above \text{BRINIT} in case the slave returns 0000b as content of the bits b0 to b3.

The master device SHALL use an implementation specific bit rate as \text{BR\text{S,MAX}} value in case the slave device returns 1111b as content of the bits b0 to b3.

The master device MAY use a communication speed above \text{BRINIT} in case the slave device returns 1111b as content of the bits b0 to b3.

The master device SHALL use the default value of 1111b in case the slave device does not return a \text{BR\text{S,MAX}} value.

Note: The communication speeds supported by the slave device for the coding of 1111b of the bits b0 to b3 are implementation specific. The master device will need to know the maximum bit rate of the specific slave device it’s connected to.

15.2 Protocol Binding Data Object

The protocol binding data object SHALL be encoded using the tag as defined in Table 22. Its length field SHALL be set to 02h and the value field SHALL contain the following elements:

- Supported protocol bindings
- Default selected protocol binding

Table 26 defines the offset and size of the elements within the protocol binding and higher layer information data object.
### Supported Protocol Bindings

The slave device SHALL indicate its capability to support protocol bindings according to Table 27.

<table>
<thead>
<tr>
<th>Value</th>
<th>Supported Protocol Bindings</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000000b</td>
<td>APDU [7816-3] mapping (see chapter 16)</td>
</tr>
<tr>
<td>10000000b</td>
<td>Proprietary mapping (out of scope of this specification)</td>
</tr>
</tbody>
</table>

Table 27 Protocol Binding – Supported Protocol Bindings

Each bit indicates a single binding supported. All other bit combinations not defined in Table 27 are RFU.

The slave device SHALL set at least a single bit indicating to support at least one protocol binding.

The master device SHALL only select a protocol binding indicated to be supported by the slave device.

Note: This version only specifies an APDU mapping in accordance with [7816-3] but thanks to the built-in feature of binding indication and selection future versions of this specification are open to define bindings e.g. for IP or other communication means very openly and with full backwards compatibility to system rolled out with only the APDU [7816-3] mapping.

### Default Selected Protocol Binding

The slave device SHALL indicate its default selected protocol binding according to Table 28.

<table>
<thead>
<tr>
<th>Value</th>
<th>Default Selected Protocol Binding</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000000b</td>
<td>APDU [7816-3] mapping (see chapter 16) by default selected and used</td>
</tr>
<tr>
<td>10000000b</td>
<td>Proprietary mapping by default selected and used</td>
</tr>
</tbody>
</table>

Table 28 Protocol Binding – Default Selected

The slave device SHALL set a single bit only indicating the default protocol binding selected by default and used by the slave device.

The master device SHALL use the indicated default selected protocol binding as long as not having switched the slave device to another supported protocol binding.

### Higher Layer Data Object

The higher layer data object SHALL be encoded using the tag as defined in Table 22.
The length field SHALL be set to the number of contained bytes according to the number of bytes returned within the value field.

The value field SHALL contain information related to the default selected and used protocol binding (see Table 28).

The following chapter defines the actual elements returned based on the default selected and used protocol binding.

15.3.1 APDU [7816-3] Mapping related Elements

In case the APDU [7816-3] mapping is selected and used the following elements MAY be returned within the value field of the higher layer data object:

- APDUs supported

Table 26 defines the offset and size of the elements within the higher layer data object.

<table>
<thead>
<tr>
<th>Offset (bytes)</th>
<th>Size (bytes)</th>
<th>Element</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>APDUs Support</td>
<td>REQUIRED field</td>
</tr>
</tbody>
</table>

Table 29 Higher Layer APDU [7816-3] Mapping Data Object – Data Elements

Any additional byte within the higher layer data object is RFU.

The slave device SHALL only return the maximum amount of bytes as defined in the data object. Anyhow, master devices SHALL ignore additional bytes returned by a slave according to the RFU rule.

15.3.1.1 APDU Support

The slave device SHALL indicate its capability to support short and extended APDUs within the APDU support data element in accordance with Table 30.

<table>
<thead>
<tr>
<th>Value</th>
<th>APDU Support</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b</td>
<td>Short APDUs supported and extended APDUs not supported</td>
</tr>
<tr>
<td>1b</td>
<td>Short and extended APDUs supported</td>
</tr>
</tbody>
</table>

Table 30 Data Element – Extended APDUs Supported

The bits b1 to b7 of the extended APDUs supported element are RFU.

The master device SHALL use the default value of 0b in case the slave device does not return an extended APDUs supported value.

15.4 Operating System Data Object

The operating system data object SHALL be encoded using the tag as defined in Table 22.

Its length field SHALL be set in the range from 0 to 15 in accordance to the number of historical bytes returned in the value field.

The value field of the operating system data object SHALL contain up to 15 historical bytes as defined in [7816-4].

The slave device SHALL return any number of historical bytes in the range from 0 to 15.

The master device SHALL be able to accept any number of historical bytes in the range from 0 to 15.
15.5 Identification Data Object

The identification data object SHALL be encoded using the tag as defined in Table 22. Its length field SHALL be set in the range from 0 to 15 in accordance to the number of bytes returned in the value field.

The value field of the identification data object SHALL contain up to 15 bytes of identification.

The slave MAY return a human readable ASCII coded character string, a serial number or any other slave device specific and proprietary information in the Identification data object.

The slave device SHALL return any number of bytes in the range from 0 to 15.

The master device SHALL be able to accept any number of historical bytes in the range from 0 to 15.

The master device SHALL NOT assume to receive an ASCII coded NULL terminated character string.

Note: To avoid runtime issues a master devices implementation should never assume that a character string returned is NULL terminated. So it should always add a NULL termination when the data is copied and used as a string component.

16. Higher Layer Data Mapping

This chapter defines the mappings conveying a data block of the adjacent higher layer using the protocol as defined in this document.

The complete data block of the adjacent higher layer as a whole is called Payload Stream.

A Payload Stream MAY be split into multiple so-called Payload Chunks.

In case a complete Payload Stream does not fit into a single Data Transmission command (see chapter 13.10) under use of the OPTIONAL error detection code it will be split into multiple pieces of Payload Chunks and being transmitted in individual Data Transmission commands using the chaining feature (see chapter 13.10.1.3).

The master device indicates the use of an error detection code in the PCB of a Master to Slave Data Transmission command and in such case it SHALL add an EDC followed by an EDCCB as defined in chapter 16.2 and chapter 16.3.

The slave device responds in a Slave to Master Data Transmission using the identical error detection code as used by the master in its previous Master to Slave Data Transmission command by adding an EDC as defined in chapter 16.2.

The receiving entity removes the OPTIONAL error detection code from the received Payload Chunks and combines the contained higher layer data again.

The combination of all higher layer data contained in the received Payload Chunks results in the complete original Payload Stream again (see 13.10.1.3).

This version of the specification includes a mapping of APDUs according to [7816-3]. The actual structure of the APDUs itself is defined in [7816-4].

Based on the mapping indication and selection feature future versions of the specification are open to include other mappings like IP or other communication protocols.

The following chapters describe in full detail how to construct Payload Streams.
Note: The receiving entity is the master device in case of a Slave to Master Data Transmission and the slave device in case of a Master to Slave Transmission.

16.1 APDU [7816-3] Mapping

The APDU [7816-3] mapping SHALL use the “Command-response pair transmission by T=1” as defined in [7816-3] and map it to the higher layer data.

A complete C-APDU (Command APDU) stream SHALL be mapped with its first byte to data byte 0 of the higher layer data. The second byte SHALL be mapped to data byte 1 of the higher layer data and so on.

A complete R-APDU (Response APDU) stream SHALL be mapped with its first byte to data byte 0 of the higher layer data. The second byte SHALL be mapped to data byte 1 of the higher layer data and so on.

16.2 Error Detection Code Value

The EDCV (Error Detection Code Value) SHALL be calculated over all single bytes of a Payload Chunk as contained in a single Data Transmission command.

This SHALL be done starting with the data byte transmitted/received first up to the last data byte transmitted/received.

For the LRC error detection code the resulting 8-bit result value is called (EDC) Error Detection Code and SHALL be contained in the EDC field of the Data Transmission command.

The slave device MAY use byte level clock stretching after receiving the EDCV to be able to verify the EDCV.

16.3 Error Detection Code Check Byte

For the use of sending the error detection code from the master device to the slave device the actual result value of the calculation SHALL be appended by a so called EDCCB (Error Detection Code Check Byte).

The EDCCB SHALL always have a value of 00h and all other values of the EDCCB are RFU.

The EDCCB is acknowledged or not acknowledged by the slave device dependent if it was able to correctly verify or was not able to correctly verify the EDCV.

Note: According to the RFU rules the actual value of the EDCCB is not intended to be checked by the slave device.

17. Version Treatment

This chapter describes the version treatment of master devices and slave devices.

The MDPV (Master Device Protocol Version) indicates the specification version the master device is compliant to. The MDPV SHALL consist of one byte where the bits b4 to b7 SHALL indicate the major version number MDPVMA (MDPV MAjor), and the bits b0 to b3 SHALL indicate the minor version number MDPVMI (MDPV MInor).

Master devices compatible with version of the specification SHALL indicate a value of 0001b as major version number and 0000b as minor version number of its MDPV.

Slave devices compatible with version of the specification SHALL indicate a value of 0001b as major version number and 0000b as minor version number of its SDPV.
The master device SHALL identify the specification version the slave device implements based on the Answer to Select returned by the slave device (see chapter 13.6).

The master device SHALL be able to differentiate the cases as defined in Table 31 and the master device SHALL react as defined in the handling rules accordingly.

<table>
<thead>
<tr>
<th>Case</th>
<th>Handling Rules</th>
<th>Remark</th>
</tr>
</thead>
<tbody>
<tr>
<td>MDPVMA is equal to SDPVMA and MDPVMI is equal to SDPVMI</td>
<td>The master device SHALL accept to communicate with the slave device</td>
<td>The master device and slave device are fully compatible</td>
</tr>
<tr>
<td>MDPVMA is equal to SDPVMA and MDPVMI is bigger than SDPVMI</td>
<td>The master device SHALL accept to communicate with the slave device according to the implemented feature set of the slave device</td>
<td>The master device and slave device are fully compatible whereas the master device might implement additional features the slave device does not implement. The master device will only use the feature set of the slave device.</td>
</tr>
<tr>
<td>MDPVMA is equal to SDPVMA and MDPVMI is lower than SDPVMI</td>
<td>The master device SHALL accept to communicate with the slave device according to the implemented feature set of the master device</td>
<td>The master device and slave device are fully compatible whereas the slave device might implement additional features the master device does not implement. The master device will not be able to use any additional feature of the slave device</td>
</tr>
<tr>
<td>MDPVMA is smaller than SDPVMA</td>
<td>The master device SHALL NOT accept to communicate with the slave device</td>
<td>The master device and slave device are not compatible. The master device implements a previous incompatible version only</td>
</tr>
<tr>
<td>MDPVMA is bigger than SDPVMA</td>
<td>The master device MAY accept to communicate with the slave device according to the implemented feature set of the slave device</td>
<td>The master device and slave device are not compatible. The slave device implements a previous incompatible version only. Nevertheless, in case the master device implements an additional matching version of an older specification it is able to use the feature set of the slave device</td>
</tr>
</tbody>
</table>

Note: A minor version number increase assumes new features to be included or only minor changes to the overall specification have been applied that in no way harm the full backwards and forward compatibility between master devices and slave devices.

Note: A Major version number increase assumes new features to be included and major changes to the overall specification have been applied that do harm the full backwards compatibility between master devices and slave devices.

Note: For the definition of full backwards and forward compatibility both the compatibility between an older slave device talking to a newer slave device as well as a newer master device talking to an older slave device are to be taken into account.
18. State Diagram

The slave device SHALL maintain a state machine as defined by the state diagram below:

Figure 9 State Diagram – Slave Device

[State diagram with states: READY, WAITRESET, PWRSAV, ACTIVE, PROCESSING, and transitions labeled with events like Power On, Power Down, Cold Reset, Read ATR, etc.]

[Note: Slave Devices implementing an automatic power down may enter the PWRSAV state or the PWRSAV* state without receiving a Power Down command.]

The Slave device SHALL remain in its current State if not otherwise mentioned.
19. Protocol Control Byte Overview

Table 32 provides an overview of the defined PCB as defined within this specification. The PCB contains protocol block type indications, codes commands exchanged as well as its parameter (if any).

<table>
<thead>
<tr>
<th>PCB</th>
<th>Block Type</th>
<th>Command</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>------0b</td>
<td>Data Exchange</td>
<td></td>
<td>The bit b0 set to 0b is used to detect the block type.</td>
</tr>
<tr>
<td>------00b</td>
<td>Data Transmission</td>
<td>Master to Slave</td>
<td>The bit b1 set to 0b codes the command.</td>
</tr>
<tr>
<td>------10b</td>
<td>Data Transmission</td>
<td>Slave to Master</td>
<td>The bit b1 set to 1b codes the command.</td>
</tr>
<tr>
<td>------01b</td>
<td>Unused</td>
<td></td>
<td>The bits b0 and b1 set to 01b are used to detect the block type.</td>
</tr>
<tr>
<td>------11b</td>
<td>Protocol Data</td>
<td></td>
<td>The bits b0 and b1 set to 11b are used to detect the block type.</td>
</tr>
<tr>
<td>--001111b</td>
<td>Protocol Data</td>
<td>Wakeup</td>
<td>The bits b2 to b5 set to 0011b code the command. The bits b6 and b7 are RFU.</td>
</tr>
<tr>
<td>--011111b</td>
<td>Protocol Data</td>
<td>Soft Reset</td>
<td>The bits b2, to b5 set to 0111b code the command. The bits b6 and b7 are RFU.</td>
</tr>
<tr>
<td>--101111b</td>
<td>Protocol Data</td>
<td>Read Answer to Reset</td>
<td>The bits b2, to b5 set to 1011b code the command. The bits b6 and b7 are RFU.</td>
</tr>
<tr>
<td>YY111111b</td>
<td>Protocol Data</td>
<td>Parameter Exchange</td>
<td>The bits b2 to b5 set to 1111b code the command. The bits b6 and b7 are used to code the supported block size.</td>
</tr>
<tr>
<td>YYY00111b</td>
<td>Protocol Data</td>
<td>Protocol Binding Selection</td>
<td>The bits b2 and b3 set to 00b code the command. The bits b4 to b7 are used to code the protocol binding selected.</td>
</tr>
<tr>
<td>YYY01111b</td>
<td>Protocol Data</td>
<td>Status</td>
<td>The bits b2 and b3 set to 01b code the command. The bits b4 to b7 are used to code the status code.</td>
</tr>
<tr>
<td>----1011b</td>
<td>Protocol Data</td>
<td>Unused</td>
<td>The value b2 and b3 set to 10b and the bits b4 to b7 are RFU.</td>
</tr>
</tbody>
</table>

Table 32 Protocol Control Byte – Overview

Note: The Power Down as well as the Power Down for Cold Reset commands are not covered as they are using the Quick command packet where the data direction bit is used to code the actual command a no PCB is send by the master device.
20. Data integrity, Security Recommendations

20.1 Managing data integrity

The protocol has been designed for the use in devices that are working on a bus that has typically quite short distances between the devices and is normally implemented on printed circuit boards where shielding between signals is fairly easily possible. As a result of that the probability of disturbances and bit errors is rather low. Using that assumption, the protocol has been designed following the design assumptions of [I2C-bus] and [SMBUS] to not secure the actual protocol data being exchanged.

Nevertheless, the protocol has been designed allowing an OPTIONAL integrity check of higher layer data being exchanged. The principle foreseen in [SMBUS] adds an integrity check per data packet exchanged. This seemed not efficient for the underlying use case of exchanging APDUs as mapping those to typically small data packets as defined within [SMBUS] results in the exchange of multiple data packets per single APDU. Besides that, the PEC as defined within [SMBUS] is based on a CRC8 which itself seemed not suitable for the big data packet sizes and the expected APDU sizes this protocol has been designed for.

So an OPTIONAL integrity check has been defined that is based on a CRC16 applied on whole APDU to be exchanged that itself MAY then be split over multiple data packets exchanged.

20.2 Managing the end of an application context

Once a transaction with an application on the slave device has been finished the adjacent higher layer needs to decide how far security relevant information is available within the slave device.

An application on master device side therefore needs to define in which way a slave device is left alone by

- just stop communicating,
- switch the device into the PWRSAV state, or
- reset the device

Note: Even though this specification does not enforce a certain behavior it's recommended for the master device to explicitly reset all non-persistent information inside the slave device context information by issuing a Cold Reset or Soft Reset after the end of a transaction.

20.3 Application influence of Power Saving Modes

The sequence of a Power Down command, slave device in PWRSAV state and a Wakeup command does not influence any non-persistent state inside the slave device. This means that any possibly open transaction, application communication as well as possibly open secure channel and security states are not influenced. Whereas using the sequence of a Power Down for Cold Reset command, slave device in PWRSAV state and followed by the thereafter only valid Code Reset clears all such non-persistent states inside the slave device. Nevertheless, it's not recommended to use the Power Down for Cold Reset to ensure that non persistent states are cleared after an application transaction ends as the actual clearing does only happen when the next application transaction starts and during that time the states are maintained. In such cases either the
Cold Reset sequence (if supported by the slave device) or a Soft Reset command should preferably be used by a master device implementation.
21. Values

Throughout the document symbols are used to identify the values of parameters. The actual values of the parameters are listed in this chapter. For some of the parameters, a minimum and maximum value is defined. Other parameters are defined by a single value.

Table 33 contains the definition of all values:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Master Device</th>
<th>Slave Device</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Min</td>
<td>Max</td>
</tr>
<tr>
<td>SADDR</td>
<td>1001000b</td>
<td>1001011b</td>
</tr>
<tr>
<td>BR&lt;sub&gt;INIT&lt;/sub&gt;</td>
<td>10 kbit/s</td>
<td>100 kbit/s</td>
</tr>
<tr>
<td>BR&lt;sub&gt;S,MAX&lt;/sub&gt;</td>
<td>-</td>
<td>3.4 Mbit/s</td>
</tr>
<tr>
<td>FWI</td>
<td>0</td>
<td>9</td>
</tr>
<tr>
<td>FWI&lt;sub&gt;DEF&lt;/sub&gt;</td>
<td>9</td>
<td></td>
</tr>
<tr>
<td>tr&lt;sub&gt;STL&lt;/sub&gt;</td>
<td>150 µs</td>
<td>100 µs</td>
</tr>
<tr>
<td>tr&lt;sub&gt;STG&lt;/sub&gt;</td>
<td>5 ms</td>
<td>4.9 ms</td>
</tr>
<tr>
<td>t&lt;sub&gt;CMDG&lt;/sub&gt;</td>
<td>180 µs</td>
<td>175 µs</td>
</tr>
<tr>
<td>t&lt;sub&gt;PDE&lt;/sub&gt;</td>
<td></td>
<td>150 µs</td>
</tr>
<tr>
<td>t&lt;sub&gt;FW&lt;/sub&gt;</td>
<td>10 ms</td>
<td>5120ms</td>
</tr>
<tr>
<td>t&lt;sub&gt;FW,DEF&lt;/sub&gt;</td>
<td></td>
<td>5120 ms</td>
</tr>
<tr>
<td>t&lt;sub&gt;WNCMD&lt;/sub&gt;</td>
<td>200 ms</td>
<td></td>
</tr>
<tr>
<td>t&lt;sub&gt;M&lt;/sub&gt;D</td>
<td>1 ms</td>
<td>50 ms</td>
</tr>
<tr>
<td>ts&lt;sub&gt;D&lt;/sub&gt;</td>
<td>0 ms</td>
<td></td>
</tr>
<tr>
<td>CDB&lt;sub&gt;BATS MAX&lt;/sub&gt;</td>
<td>29</td>
<td></td>
</tr>
<tr>
<td>CDB&lt;sub&gt;BMS,DEF&lt;/sub&gt;</td>
<td>32</td>
<td>32</td>
</tr>
<tr>
<td>CDB&lt;sub&gt;BMS,DEF&lt;/sub&gt;</td>
<td>29</td>
<td>29</td>
</tr>
<tr>
<td>CDB&lt;sub&gt;BMS,MAX&lt;/sub&gt;</td>
<td>32</td>
<td>255</td>
</tr>
<tr>
<td>CDB&lt;sub&gt;BMS,MAX&lt;/sub&gt;</td>
<td>29</td>
<td>252</td>
</tr>
<tr>
<td>N&lt;sub&gt;BUFFS&lt;/sub&gt;</td>
<td>32</td>
<td>65535</td>
</tr>
<tr>
<td>N&lt;sub&gt;RETRY,SRS&lt;/sub&gt;</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>N&lt;sub&gt;RETRY,P&lt;/sub&gt;D</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>N&lt;sub&gt;RETRY,PDCR&lt;/sub&gt;</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>N&lt;sub&gt;RETRY,W&lt;/sub&gt;</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>N&lt;sub&gt;RETRY,RATR&lt;/sub&gt;</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>N&lt;sub&gt;RETRY,PE&lt;/sub&gt;</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>N&lt;sub&gt;RETRY,PBS&lt;/sub&gt;</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>N&lt;sub&gt;RETRY,DE&lt;/sub&gt;</td>
<td>1</td>
<td>3</td>
</tr>
</tbody>
</table>
22. Examples (INFORMATIVE)

This chapter contains informative examples of typical command exchanges. The examples are based on real data of a possible implementation. The Payload Streams exchanged in the data exchange example are based on the assumption of using C-APDUs as well as R-APDUs as higher layer data being exchanged.

The examples shown use 10010000b as the address of the slave device.

22.1 Master Device activates

In this example the master device will start the communicate issuing a Wakeup command, followed by a Soft Reset command and finally a Read Answer to Reset command.

After those commands have been exchanged successfully the master device is able to exchange a first Payload Stream.

\[
\begin{array}{|c|c|c|c|c|}
\hline
1 & 7 & 1 & 1 & 8 \\
\hline
S & SADDR & Wr & A & PCB \\
\hline
1001000b & 0 & 1 & 00011111b & 1 \\
\hline
\end{array}
\]

**Figure 10 Example – Wakeup command**

Note: In the above case the slave device does not acknowledge its SADDR. Anyhow according to the rules defined the master device assumes that the slave left the PWRSAV state.

\[
\begin{array}{|c|c|c|c|c|c|c|c|c|c|}
\hline
1 & 7 & 1 & 1 & 8 & 1 & 1 & 7 & 0 & 1 \\
\hline
S & SADDR & Wr & A & PCB & A & Sr & SADDR & Rd & A \\
\hline
1001000b & 0 & 0 & 1Fh & 0 & 1001000b & 1 & 0 & 01h & 0 \\
\hline
\end{array}
\]

**Figure 11 Example – Soft Reset command**

Note: In case the slave device would not acknowledge its first SADDR of the Soft Reset Command the master device would retry sending the Wakeup command.

Note: Instead of a Wakeup command followed by a Soft Reset command the master device may also apply a Cold Reset sequence followed by issuing the Read Answer to Reset command thereafter.

\[
\begin{array}{|c|c|c|c|c|c|c|c|c|c|}
\hline
1 & 7 & 1 & 1 & 8 & 1 & 1 & 7 & 0 & 1 \\
\hline
S & SADDR & Wr & A & PCB & A & Sr & SADDR & Rd & A \\
\hline
1001000b & 0 & 0 & 2Fh & 0 & 1001000b & 1 & 0 & 13h & 0 \\
\hline
\end{array}
\]

\[
\begin{array}{|c|c|c|c|c|c|c|c|c|c|}
\hline
8 & 1 & 1 & 8 & 1 & 8 & 1 & 8 & 1 & 8 \\
\hline
PCB & A & Data 1 & A & Data 2 & A & Data 3 & A & Data 4 & A \\
\hline
00h & 0 & B8h & 0 & 04h & 0 & 10h & 0 & 01h & 0 \\
\hline
\end{array}
\]
In the above example the slave device returns the following information:

- Low level information
  - Slave device protocol version
    SDPVMA = 1
    SDPVMI = 0
  - Error detection codes
    LRC is supported
  - Frame Waiting Integer
    FWI = 09h
  - Communication speed
    A bit rate of up to 100 kbit/s is supported

- Protocol binding and higher layer information
  - Supported protocol bindings
    APDU [7816-3] mapping
  - Default selected protocol binding
    APDU [7816-3] mapping

- Higher Layer Data information
  - APDU [7816-3] mapping
    Short and extended APDUs supported

- Operating system information
  - No information provided

- Identification information
  - ASCII text “Test”
    (no NULL termination)

**Note:** In case the slave device would not acknowledge its first SADDR of the Read Answer to Reset Command the master device retries combination of Soft Reset and Read Answer to Reset commands.

### 22.2 Master Device exchanges Parameter

In this example the master device issued a Parameter Exchange command to indicate its maximum amount of data bytes supported in a single Data Transmission command and
at the same time read the maximum amount of data bytes supported in a single Data Transmission command by the slave device.

After this command has been exchanged successfully the master device as well as the slave device are both able to send the maximum number of blocks as indicated by the other device in following Data Transmission commands.

```
  1 7 1 1 8 1 1 7 0 1 8 1
S  SADDR  Wr  A  PCB  A  Sr  SADDR  Rd  A  LEN  A  ...
  1001000b  0  0  FFh  0  1001000b  1  0  01h  0
```

**Figure 13 Example – Parameter Exchange command**

In the above example the master device indicates support for a CDBSM,MAX of 252 bytes and the slave indicates support for a CDBMS,MAX of 255 bytes.

### 22.3 Master Device exchanges an APDU.

In this example the master device sends a C-APDU, checks the status until a response is received and finally reads the R-APDU out of the slave device.

```
  1 7 1 1 8 1 8 1 8 1 ...
S  SADDR  Wr  A  PCB  A  LEN  A  ...
  1001000b  0  0  00h  0 0Ah  0
```

```
  8 1 8 1 8 1 8 1 8 1 ...
Data 1  A  Data 2  A  Data 3  A  Data 4  A  Data 5  A  ...
  00h  0  A4h  0  04h  0  04h  0  04h  0
```

```
  8 1 8 1 8 1 8 1 8 1 ...
Data 6  A  Data 7  A  Data 8  A  Data 8  A  Data 9  A  P
  54h  0  65h  0  73h  0  74h  0  00h  0
```

**Figure 14 Example – Master to Slave Data Transmission command**

The C-APDU as contained in the example above is a select by name command. Chaining is not used, no error detection code used and the sequence counter is 000b as it’s the first command after activating the slave device.

- Select by Name
  - Header (CLA, INS, P1, P2): 00h A4h 04h 04h
  - Length in (Lc): 4
  - Data (AID): “Test”
  - Length out expected (Le): 00

```
  1 7 1 1 1
S  SADDR  Wr  A  P
  1001000b  0  1
```

**Figure 15 Example – Status command (not acknowledged)**
In this example the slave device does not answer to the first Status command issued by the master device as the slave device is busy with the execution of the previously received C-APDU. Therefore, the master continues to address the slave device by re-issuing the last command again (possibly multiple times depending on the time of execution needed by the slave device and depending on the delay until re-issuing a command by the master device).

```
1 7 1 1 1 8 1 8 1 1
S SADDR Wr A PCB A Sr SADDR Rd A LEN A PCB A P
1001000b 0 0 07h 0 1001000b 1 0 01h 0 07h 1
```

**Figure 16 Example – Status command (acknowledged)**

Based on the returned status 0000b coded within the PCB returned the slave device indicated its successful executed of the C-APDU received and availability of an R-APDU. As a result the master reads the R-APDU.

```
1 7 1 1 1 8 1 8 1 1
S SADDR Wr A PCB A Sr SADDR Rd A LEN A PCB A ...
1001000b 0 0 02h 0 1001000b 1 0 03h 0 02h 0
```

**Figure 17 Example – Slave to Master Data Transmission command (acknowledged)**

The slave device returns an R-APDU in the example above:
- Status word
  6482h (File or application not found)

### 22.4 Master Device deactivates

In this example the master device ends a communication with a slave device by initiating a Soft Reset command, followed by a Read Answer to Reset command and finally a Power Down command.

```
1 7 1 1 8 1 1 7 0 1 8 1
S SADDR Wr A PCB A Sr SADDR Rd A LEN A ...
1001000b 0 0 1Fh 0 1001000b 1 0 01h 0
```

**Figure 18 Example – Soft Reset command**
Figure 19 Example – Read Answer to Reset command

The content of the response from the slave device is don’t care in this case as it’s only issued to test that really a Soft Reset as issued before has been executed.

```
1  7  1  1
S  SADDR  Wr  A  P
1001000b  1  1
```

Figure 20 Example – Power Down command
23. Stack Layering (Informative)

This chapter contains informative figures on the stack layering of this specification and the relation to other specifications. They provide a quick overview and easy understanding of the typical defined layers as used within smart cards vs. this specification.

Figure 21 shows the layering compared to the well-known T=1 and T=CL protocols used within smart card systems.

The SCI2C protocol as specified in this specification is designed to work as a transparent data exchange protocol being able to convey any kind of information. It allows for protocol specific control data exchange for the following:

- Lower layer
  - the physical interface and data link layer according to I2C
  - network layer according to SMBus
- Binding between lower layer and higher layer
- Higher layer
  - APDU [7816-3] mapping

This allows for a very flexible adjustment of layer dependent parameters and values and it also allows for an independency of layer specific indications.

Figure 22 shows the layering of the S2C protocol as specified within this specification including the defined APDU [7816-3] Mapping as well as an example for a possible but not yet defined IP mapping vs. other mappings possible.
24. I2C address (Informative)

The I2C base address is always configured via the FABKEY during the production (EEPROM setting). By default, this address is set to 48h (1001000b).

Some devices MAY support an extended address selection via GPIO lines, e.g. the base address and the base_address+2 can be selected.

If another base address (e.g. 0x94) is needed, the EEPROM setting has to be modified during production.

---

<table>
<thead>
<tr>
<th>Mapping Interface</th>
<th>SMBus</th>
<th>I2C</th>
</tr>
</thead>
<tbody>
<tr>
<td>Application</td>
<td></td>
<td></td>
</tr>
<tr>
<td>APDUs Mapping</td>
<td></td>
<td></td>
</tr>
<tr>
<td>APDUs</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mapping</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IP Mapping</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IP packets</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 22 Layering of SCI2C
25. Legal information

25.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

25.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer’s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer’s applications and products planned, as well as for the planned application and use of customer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer’s applications or products, the application or use by customer’s third party customer(s). Customer is responsible for doing all necessary testing for the customer’s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer’s third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Evaluation products — This product is provided on an “as is” and “with all faults” basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer’s exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

25.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.
## 26. Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Introduction</td>
<td>3</td>
</tr>
<tr>
<td>1.1 Scope</td>
<td>3</td>
</tr>
<tr>
<td>1.2 Audience</td>
<td>3</td>
</tr>
<tr>
<td>1.3 Applicable Document and References</td>
<td>3</td>
</tr>
<tr>
<td>1.4 Notations</td>
<td>5</td>
</tr>
<tr>
<td>1.5 Drawings</td>
<td>5</td>
</tr>
<tr>
<td>1.6 Logic Levels</td>
<td>5</td>
</tr>
<tr>
<td>1.7 TLV data object</td>
<td>5</td>
</tr>
<tr>
<td>1.8 Tag field of a TLV data object</td>
<td>6</td>
</tr>
<tr>
<td>1.9 Length field of a TLV data object</td>
<td>6</td>
</tr>
<tr>
<td>1.10 Value field of a TLV data object</td>
<td>6</td>
</tr>
<tr>
<td>1.11 Special Word Usage</td>
<td>6</td>
</tr>
<tr>
<td>1.12 Abbreviations</td>
<td>6</td>
</tr>
<tr>
<td>2. Overview</td>
<td>7</td>
</tr>
<tr>
<td>3. Signals</td>
<td>8</td>
</tr>
<tr>
<td>4. Operating Conditions</td>
<td>8</td>
</tr>
<tr>
<td>4.1 Power On</td>
<td>8</td>
</tr>
<tr>
<td>4.2 Reset</td>
<td>8</td>
</tr>
<tr>
<td>4.3 Power Saving</td>
<td>9</td>
</tr>
<tr>
<td>5. I²C-bus</td>
<td>9</td>
</tr>
<tr>
<td>6. SMBus</td>
<td>10</td>
</tr>
<tr>
<td>6.1 Generic Requirements</td>
<td>10</td>
</tr>
<tr>
<td>7. PMBus</td>
<td>10</td>
</tr>
<tr>
<td>8. Slave Address Assignment</td>
<td>11</td>
</tr>
<tr>
<td>9. Communication Speed</td>
<td>11</td>
</tr>
<tr>
<td>10. Timing Requirements</td>
<td>11</td>
</tr>
<tr>
<td>10.1 Command Delay Time</td>
<td>11</td>
</tr>
<tr>
<td>11. Bus Error conditions</td>
<td>12</td>
</tr>
<tr>
<td>11.1 Bus Jam</td>
<td>12</td>
</tr>
<tr>
<td>11.2 No Address Acknowledgement</td>
<td>12</td>
</tr>
<tr>
<td>11.3 No Data Acknowledge</td>
<td>12</td>
</tr>
<tr>
<td>12. Bus Packets</td>
<td>12</td>
</tr>
<tr>
<td>12.1 Quick Command</td>
<td>13</td>
</tr>
<tr>
<td>12.2 Send Byte</td>
<td>13</td>
</tr>
<tr>
<td>12.3 Block write</td>
<td>13</td>
</tr>
<tr>
<td>12.4 Block read</td>
<td>14</td>
</tr>
<tr>
<td>13. Commands</td>
<td>15</td>
</tr>
<tr>
<td>13.1 Power Down</td>
<td>15</td>
</tr>
<tr>
<td>13.2 Power Down for Cold Reset</td>
<td>16</td>
</tr>
<tr>
<td>13.3 Wakeup</td>
<td>17</td>
</tr>
<tr>
<td>13.4 Cold Reset</td>
<td>18</td>
</tr>
<tr>
<td>13.5 Soft Reset</td>
<td>18</td>
</tr>
<tr>
<td>13.6 Read Answer to Reset</td>
<td>19</td>
</tr>
<tr>
<td>13.7 Parameter Exchange</td>
<td>20</td>
</tr>
<tr>
<td>13.8 Protocol Binding Selection</td>
<td>22</td>
</tr>
<tr>
<td>13.9 Status</td>
<td>24</td>
</tr>
<tr>
<td>13.10 Data Exchange</td>
<td>25</td>
</tr>
<tr>
<td>13.10.1 Protocol Control Byte</td>
<td>25</td>
</tr>
<tr>
<td>13.10.1.1 Error Detection Code</td>
<td>25</td>
</tr>
<tr>
<td>13.10.1.2 Sequence counter</td>
<td>26</td>
</tr>
<tr>
<td>13.10.1.3 Data Chaining</td>
<td>26</td>
</tr>
<tr>
<td>13.10.2 Length</td>
<td>27</td>
</tr>
<tr>
<td>13.10.3 Master to Slave Data Transmission</td>
<td>27</td>
</tr>
<tr>
<td>13.10.4 Slave to Master Data Transmission</td>
<td>29</td>
</tr>
<tr>
<td>14. Protocol Exception and Error Handling</td>
<td>31</td>
</tr>
<tr>
<td>14.1 Protocol Exception Handling</td>
<td>31</td>
</tr>
<tr>
<td>14.1.1 Slave Device detects an Exception</td>
<td>32</td>
</tr>
<tr>
<td>14.1.2 Master Device detects an Exception</td>
<td>33</td>
</tr>
<tr>
<td>14.2 Protocol Error Handling</td>
<td>33</td>
</tr>
<tr>
<td>15. Answer to Reset</td>
<td>33</td>
</tr>
<tr>
<td>15.1 Low Level Data Object</td>
<td>34</td>
</tr>
<tr>
<td>15.1.1 Slave Device Protocol Version</td>
<td>35</td>
</tr>
<tr>
<td>15.1.2 Error Detection Codes</td>
<td>35</td>
</tr>
<tr>
<td>15.1.2.1 Longitudinal Redundancy Code</td>
<td>35</td>
</tr>
<tr>
<td>15.1.3 Frame Waiting Integer</td>
<td>35</td>
</tr>
<tr>
<td>15.1.4 Communication Speed</td>
<td>35</td>
</tr>
<tr>
<td>15.2 Protocol Binding Data Object</td>
<td>36</td>
</tr>
<tr>
<td>15.2.1 Supported Protocol Bindings</td>
<td>37</td>
</tr>
<tr>
<td>15.2.2 Default Selected Protocol Binding</td>
<td>37</td>
</tr>
<tr>
<td>15.3 Higher Layer Data Object</td>
<td>37</td>
</tr>
<tr>
<td>15.3.1 APDU [7816-3] Mapping related Elements</td>
<td>38</td>
</tr>
<tr>
<td>15.3.1.1 APDU Support</td>
<td>38</td>
</tr>
<tr>
<td>15.4 Operating System Data Object</td>
<td>38</td>
</tr>
<tr>
<td>15.5 Identification Data Object</td>
<td>39</td>
</tr>
<tr>
<td>16. Higher Layer Data Mapping</td>
<td>39</td>
</tr>
<tr>
<td>16.1 APDU [7816-3] Mapping</td>
<td>40</td>
</tr>
<tr>
<td>16.2 Error Detection Code Value</td>
<td>40</td>
</tr>
<tr>
<td>16.3 Error Detection Code Check Byte</td>
<td>40</td>
</tr>
<tr>
<td>17. Version Treatment</td>
<td>40</td>
</tr>
<tr>
<td>18. State Diagram</td>
<td>42</td>
</tr>
<tr>
<td>19. Protocol Control Byte Overview</td>
<td>43</td>
</tr>
<tr>
<td>20. Data Integrity, Security Recommendations</td>
<td>44</td>
</tr>
<tr>
<td>20.1 Managing data integrity</td>
<td>44</td>
</tr>
<tr>
<td>20.2 Managing the end of an application context</td>
<td>44</td>
</tr>
<tr>
<td>20.3 Application influence of Power Saving Modes</td>
<td>44</td>
</tr>
<tr>
<td>21. Values</td>
<td>46</td>
</tr>
</tbody>
</table>

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

© NXP B.V. 2018. All rights reserved.

For more information, please visit: http://www.nxp.com
For sales office addresses, email to: salesaddresses@nxp.com

Date of release: 11 June 2018
Document identifier: AN12207
22. Examples (INFORMATIVE).................................47
22.1 Master Device activates...............................47
22.2 Master Device exchanges Parameter ..........48
22.3 Master Device exchanges an APDU............49
22.4 Master Device deactivates.........................50
23. Stack Layering (Informative).......................52
24. I2C address (Informative)............................53
25. Legal information ........................................54
25.1 Definitions ..............................................54
25.2 Disclaimers ..............................................54
25.3 Trademarks ..............................................54
26. Contents...................................................55