

QorIQ DPAA Enablement Software

EUF-NET-T1309

Shlomi Gridish
SW Architect



November 2013

Freescale, the Freescale logo, Altivec, C-S, CodeTST, CodeWarrior, ColdFire, ColdFire+, C-Wire, the Energy Efficient Solutions logo, iMux, iMuxGT, PGG, PowerQUICC, Processor Expert, QorIQ, QorIQ+, SafeAssure, the SafeAssure logo, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. AirStar, BeeBit, BeeStack, CleanNet, Flexio, LayerScope, Niagara, MOC, Platform in a Package, QorIQ Converge, QUICC Engine, ReadyPlay, SMARTMOS, Tower, TurboLink, Vybrid and Vybrid are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.





Session Introduction

- As developers of Networking solutions over Multiple-core devices, having a suitable software base is crucial to your success and competitiveness.
- Attending this session, will help you gain understanding of how Freescale enables your wins in this highly complex, highly competitive arena by freely supplying you with the industry's leading NetComm Software.
- As you migrate between different Freescale DPAA-based devices, often in a single system, you want to know that simple migration, scalability and portability are inherent inside the software supplied by your Silicon vendor. Well, the good news are that it is – come and learn how!


Session Objectives

- The HW (brief review)
- The Software packages
- DPAA SW components
- DPAA SW in a System
- “PCD” Graphs & PCD Processing Elements
- Advanced Data Flows & DPAA Domains
- Looking into the future - LayerScape




Data Path Acceleration Architecture Philosophy

- DPAA is design to balance the performance of Accelerators with seamless Integrations
 - ANY packet to ANY core to ANY accelerator or network interface efficiently WITHOUT locks or semaphores.
- “Infrastructure” components
 - Queue Manager (QMan)
 - Buffer Manager (BMan)
- “Accelerator” Components
 - Cores
 - Frame Manager (FMan)
 - RapidIO Message Manager (RMan)
 - Cryptographic accelerator (SEC)
 - Pattern matching engine (PME)
 - Decompression/Compression Engine (DCE)
 - DCB (Data Center Bridging)
 - RAID Engine (RE)
- CoreNet
 - Provides the interconnect between the cores and the DPAA infrastructure as well as access to memory.



FMan Internal Architecture




Basic RX/OP Data Flow

RX


Rx Frame (MAC)

**This is the default setup.
The application may add
parser, key generation,
Custom classification,
and/or policer.**




OP

Frame for Parsing (QM)





Egress





QorIQ DPAA 1.x

The Software Packages




Freescale, the Freescale logo, AltWac, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Wire, the Energy Efficient Solutions logo, i.MX21, i.MX21GT, PGG, PowerQUICC, Processor Expert, QorIQ, QorIQv2, SafeAssure, the SafeAssure logo, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. AirBot, BeeBee, BeeStack, ClearView, Flexio, LayerScope, MagiK, M6C, Platform in a Package, QorIQ Converge, QUICC Engine, ReadyPlay, SMARTWDS, Tower, TurboLink, Vybrid and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.

Freescal SDK

- U-boot
- Linux
 - KVM
 - USDPAA (User Space UIO)
- Topaz (HV)

NetComm Software Solution

- NCSW is a baremetal environment
- NCSW contains drivers that are written in “Agnostic architecture”. I.e. driver may easily be ported to any embedded OS and/or compiler;
 - Useful Porting-Guide for easier integration process.
- Support SMP and non-SMP (i.e. AMP) Systems



NetComm Software Solution

- Successfully ported, by vendor/in-house to many OS

ENE A

OSE



QNX SOFTWARE SYSTEMS
Neutrino



Integrity



Linux SDK

WIND RIVER

VxWorks™

Linux

- Already integrated with many compilers
 - GNU GCC, DIAB, FSL-PPCEABI, GHS
- Provided with a non-GPL Freescale EULA
- Freescale SDK includes NCSW FMD driver
- NetComm Software Web home:

<http://www.freescale.com/netcommsw>




QorIQ DPAA 1.x

Software Components




Freescale, the Freescale logo, AltWac, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Wire, the Energy Efficient Solutions logo, i.MX21, i.MX21GT, PDS, PowerQUICC, Processor Expert, QorIQ, QorIQ+, SafeAssure, the SafeAssure logo, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc. Reg. U.S. Pat. & Tm. Off. AirBot, BeeBee, BeeStack, ClearNet, Flexio, LayerScope, MagiK, M6C, Platform in a Package, QorIQ Converge, QorIQ Engine, ReadyPlay, SMARTWDS, Tower, TurboLink, Vybrid and Vybrid+ are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.

DPAA1.x - Software Modules



DPAA1.x - Software Layers






QorIQ DPAA 1.x

The Software in a System




Freescale, the Freescale logo, AltWac, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Wire, the Energy Efficient Solutions logo, Kinect, mobileGT, PGG, PowerQUICC, Processor Expert, QorIQ, QorIQ+, SafeAssure, the SafeAssure logo, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. AirBot, BeeBee, BeeStack, ClearView, Flexio, LayerScope, Magik, MOC, Platform in a Package, QorIQ Converge, QUICC Engine, ReadyPlay, SMARTWDS, Tower, TurboLink, Vybrid and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.


No Virtualization/ Partitioning




Multi-core in SMP example (Single Partition)





Multi-core Partitioning with IPC – DPAA1.0



Multi-core Partitioning with IPC – DPAA1.1



Multi-core Partitioning without IPC – DPAA1.1





QorIQ DPAA 1.x

“PCD” Graphs & PCD Processing Elements



PCD Processing Elements



- [FMan] Physical ports
- [FMan] “Policy” – based on Classification-plans and parser (and SW-parser for user extensions)
- [FMan] Policer (Coloring)
- [FMan] Distribute
- [FMan FW] Tables – Match (TCAM based), “Indexed”, Hash
- [FMan FW] IP-Reassembly, IP-Fragmentation
- [FMan FW] CAPWAP-Reassembly, CAPWAP-Fragmentation
- [FMan FW] L2 header encap/decap – ETH, VLAN
- [FMan FW] L3 header encap/decap – IPv4, IPv6 (partially)
- [FMan FW] L4 header encap/decap – UDP

PCD Processing Elements – cont.


- [FMan FW] Frame-Replication
- [QMan] “Policing” and congestion-management – tail-drop, WRED
- [QMan] Class based Shaping (CEETM)
- [CAMM] Security Elements:
 - IPSec
 - DTLS
 - Kasumi
 - Etc.
- [sw] DPA-Port – consists of Frame-Queue and “Virtual-Storage-Profiles”

DPA “PCD” Graph concept example


Customer depicts the system domains and flows,



DPA 1.x: PCDs in a system



QorlQ Configuration Suit (QCS) - Example





QorIQ DPAA 1.x

Advanced Data Flows & DPAA Domains



Freescale, the Freescale logo, Altivec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Wire, the Energy Efficient Solutions logo, i.MX210, i.MX210GT, PDS, PowerQUICC, Processor Expert, QorIQ, QorIQ+, SafeAssure, the SafeAssure logo, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. AirBot, BeeBee, BeeStack, ClearNet, Flexio, LayerScope, MagiK, M6C, Platform in a Package, QorIQ Converge, QUICC Engine, ReadyPlay, SMARTWDS, Tower, TurboLink, Vybrid and Vybrid are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2013 Freescale Semiconductor, Inc.

The Problem (and the solution)


- Questions:
 - What can we do when Processing Elements are “crossing” the boundaries of FMan (i.e. advance offload that need to involve HW such as CAAM or even several “FMan paths”)?
 - What can we do when the offload as dynamic (not only table updates. Examples – adding/removing IPSec tunnels)?

- Answer:

“DPAA Domains”



DPAA IPSec Port - Inbound Flow Processing



```

t_Error DPAA_IPSEC_DOMAIN_Init(t_Handle h_DpaalIPSecDomain);

```

```

t_Handle DPAA_IPSEC_DOMAIN_CreateSA(t_Handle h_DpaalIPSecDomain,
t_DpaalIPSecDomainSAParams *p_SaParams);


```


```
t_Error DPAA_IPSEC_DOMAIN_DeleteSA(t_Handle h_Sa);
```

```
t_Error DPAA_IPSEC_DOMAIN_SA_AddPolicy(t_Handle          h_Sa,  
                                         t_DpaalIPSecDomainPolicyParams *p_PolicyParams,  
                                         uint32_t                          *p_PolicyId);
```

[illegible]

DPA-IPSec-Domain in Linux – Integration example







DPA-CAPWAP-Domain API

```
t_Handle DPAA_CAPWAP_DOMAIN_Config(t_DpaaCAPWAPDomainParams *p_DpaaCAPWAPDomainParams);
```

```
t_Error DPAA_CAPWAP_DOMAIN_Init(t_Handle h_DpaaCAPWAPDomain);
```

```

t_Handle DPAA_CAPWAP_DOMAIN_CreateTunnel(t_Handle h_DpaaCAPWAPDomain,
t_DpaaCAPWAPDomainTunnelParams *p_TunnelParams);

```


```
t_Error DPAA_CAPWAP_DOMAIN_DeleteTunnel(t_Handle h_Tunnel);
```

QorIQ DPAA 1.x


Looking into the future – LayerScape



LayerScape – High-Level Logical view







Custom Protocols Support

- Hardware parser permits to process known protocols with no additional configuration
- For new and custom protocols, software parser can be involved.
 - Here goes complete example of L2TPv3 Protocol description used for further packet classification and distribution (NetPDL is used as the input language):

Example: Description of L2TPv3 Protocol

```

1 <netpd1 name="L2TPv3" description="L2TPv3 Protocol definition">
2   <protocol name="L2TPv3" longname="L2TPv3 Protocol" prevproto="ipv4">
3     <format>
4       <fields>
5         <field type="fixed" name="sessionID" longname="SessionID" size="4"/>
6         <field type="fixed" name="header" longname="Sub-layer header" size="4"/>
7       </fields>
8     </format>
9
10    <execute-code>
11      <before>
12        <!-- Check what the next protocol is -->
13        <switch expr="ipv4.nexttp">
14          <!-- The "Protocol" in the IP header for L2TPv3 is 115 -->
15          <case value="115">
16            <!-- Store the shim header position -->
17            <assign-variable name="$shimoffset_1" value="$nxtHdrOffset"/>
18          </case>
19          <default>
20            <!-- For other protocol values - just continue normally -->
21            <action type="exit" nextproto="after_ip"/>
22          </default>
23        </switch>
24      </before>
25      <after>
26        <!-- Move nxtHdrOffset to a position after L2TPv3 -->
27        <assign-variable name="$nxtHdrOffset" value="$shimoffset_1 + 8"/>
28        <!-- Just confirm existence of shim1 protocol -->
29        <action type="exit" confirmcustom="shim1" advance="yes" nextproto="end_parse"/>
30      </after>
31    </execute-code>
32  </protocol>
33 </netpd1>

```

