



FTF 2016
TECHNOLOGY FORUM

INTRODUCTION TO QorIQ LS2088A AND LS1088A PROCESSORS

DAVID ROSADO, ANJU BHARTIYA, CHUN CHANG
FTF-NET-N1881
MAY 18, 2016

PUBLIC USE




AGENDA

- The 1-2 Punch!
- LS2088A at a Glance
- LS1088A at a Glance
- Applications
- Summary




Expanding ARM-based Portfolio

- Comprehensive portfolio of 32-bit/64-bit ARM processor
- Pin compatible two to 8-core devices
 - A53 and A72 solutions for scalable performance/watt
 - Integrated Pixel processing and network/data processing
 - Video transcoding
 - Advanced I/O Processor (AIOP) for programmable packet forwarding
- Single-core 64-bit ARM
 - Less than 1W to support battery powered applications
 - PCIe, USB3.0, SATA3.0, 2.5GbE
 - Enables Low-cost 4-layer PCB
 - Small footprint 10mmx10mm




NXP Provides the 1-2 Punch!



SEGMENTATION

Segments: Branch Office/Service Provider Router



- Four to Eight-cores ARMv8 A53/A72
- Support for Secure and Protected Deployment of Services
- Unified standard API for hardware abstraction simplifies software development


Segments: PCIe SR-IOV End Point

Use Case: LS1088 as services card, Converged Network Adapter, “smart NIC”.


Single Management physical or virtual machine on host handles end-point configuration.

Each Virtual Machine running on Host thinks it has a private version of the services card.

Translation agent (in host or chipset) performs PAMU like address translation on behalf of the VFs.




Single controller (up to x4 Gen 3), 2 PF, 16 VFs



LS2088A or LS1088A

Segments: I/O Virtualization and Resource Management



Hardware based virtual switching and NICs via LS Objects: SW mediated encapsulations of HW resources for a specific task.


Segments SDN White Box Switch Solution Platforms Planning



Classical Ethernet Switch



Established Legacy Embedded Switch



Network Service Switch (NSS) with L4/L7 SDN Support

NXP SDN White Box Application Switch

Segments: LS2088A based AS7700-32X High-performance Data Center Switch

System LEDs

- Diagnostic, Locator, PSU & Fan Status
- Link Status, Activity, Rate

Thirty two QSFP28 ports

- Capable of operating at 32x **100G** /50G/40G/10G Ethernet with standard QSFP28/QSFP+ modules and/or appropriate break out cables


RJ45 RS232 UART

- Management port
- Supports asynchronous mode with the default being eight data bits, one stop bit, no parity

RJ45 10/100/1000 Ethernet management port

- Connected directly to the system LS2088 host CPU

LS2 100G Switch Sample In April 2016



Accton

Making Partnership Work

Dimensions	Inches
Length	20.27
Width	17.26
Height	1.71

Accton AS7700-32X is a Bare-Metal hardware switch pre-loaded with diagnostic and with Open Network Install Environment (ONIE) for automated loading of compatible independent Networking and Switch-OS software



PRODUCT PERFORMANCE




LS2088A 2 Has Taped Out!

Core Complex upgraded to ARM A72

- July 2016 for Revision 2 samples
 - CPU Maximum Frequency 2000MHz
 - DDR Maximum Frequency 2133MHz
 - Platform Frequency 800MHz (AIOP frequency)
 - Adopting ARM's A72 (Maia) cores without schedule impact
- Production 3Q16
 - Given the core change, revision 2 part numbers will change as follows:
 - LS2088A and LS2048A feature AIOP, L2 switch and 8/4 - A72 cores respectively
 - LS2084A and LS2044A feature A72 cores (no AIOP, no L2 switch)

Performance Improvement A72 relative to A57



- **20% performance improvement!**
- **10% less power!**

Highest Performance Cortex-A72 ARMv8 Processor

- **Highest single-threaded performance**


- Lower power enabling maximum performance in thermal limit
- Large performance increase across integer, memory-streaming, float

- **Significant advancements in power efficiency**


- 17.4% power reduction from Cortex-A57
- 6% ~ 10% cluster area reduction lowers static power

- **Enhanced multi-core scalability**

- Larger L2 for optimizing SDN/NFV applications



Performance Improvement A72 relative to A57



Improved performance in floating point, branch prediction and data pre-fetch)

L2 cache in LS2088A set to 512KB

LS2088 Performance: GPP and Peripherals

GPP - General	LS2085 @2GHz	Improvements in LS2088A	LS2088 @2GHz
CoreMark / MHz (gcc 4.9 – O3 - vanilla)	3.97	<ul style="list-style-type: none"> A57 to A72 Core micro-architecture improvements 	4.46 (up 12%)
Composite CoreMark (gcc 4.9 – O3 - vanilla)	69,920		77,760 (up 11%)
SpecINT2006 (gcc 4.9 – O3 – optimized)	12.2	<ul style="list-style-type: none"> A72 Core micro-architecture, better hardware pre-fetch 	14 (up 16%)
SpecINT2006-Rate (gcc 4.9 – O3 – optimized)	74.4		82 (up 10%)
GPP Latency (depload)	107 ns		101.5 ns (better by 5%)
DDR BW seq. reads (rd64)	69%	<ul style="list-style-type: none"> Larger ARM FEQ Buffer DDR Hashing fix ARM Write-stream fix 	78% (up 13%)
Bare-Metal LMBench (8-cores active)	1 (normalized)		1.22 (up 22%)
PCIe ↔ DDR	~4GB/s copy	<ul style="list-style-type: none"> DPAA-NoC bottleneck fix QDMA multi-thread fix, QDMA IP enhance 	8 GB/s copy
QDMA ↔ DDR			

LS2088A A Better General Purpose Processor and Data Mover

LS2088A Performance: GPP Application SW

GPP – Packet Processing	LS2085 @ 2GHz	Improvements LS2085A to LS2088A	LS2088 @ 2GHz
GPP Packet Reflector PP @64B	24 Gbps	ARM / Platform configuration optimization	Better than 30Gbps
GPP Simple IPFwd PP @64B	22.5 Gbps (28 flows)		
GPP IPsec App @ 390B	13.3 Gbps (600MHz platform)	Enhancements: <ul style="list-style-type: none"> • Increased SoC BW throughput capability • BW smoothing & Performance improvements to SEC engine 	Better than 15.7 Gbps +
GPP IPsec App @ 1420B	18.1 Gbps (600MHz platform)		Better than 18.GBps
GPP IPsec App @ 64B	6.8 Mpps (1.8GHz core)		Better than 7.5 Mpps

GPP Complex exhibits better Application Software Performance in LS2088A

LS2088A Performance Improvements: Offload (AIOP)

AIOP – Packet Processing	LS2085A	Improve: LS2085A to LS2088A	LS2088A
AIOP Packet Reflector PP @ 64B	15 Gbps	<ul style="list-style-type: none"> Bottleneck Fixes 	21.2Gbps (up 40%)
AIOP Simple IPFwd PP @ 64B	15 Gbps	<ul style="list-style-type: none"> System hardware enhancements in packet express buffer 	20Gbps (up 33%)
AIOP Complex Fwd PP (@128B)	17 Gbps (L3-cache required)	<ul style="list-style-type: none"> Bottleneck fixes SSRAM latency improvements 	23Gbps (up 35%) (no L3-Cache)
AIOP Netflow PP @ 128B	17Mpps	<ul style="list-style-type: none"> Bottleneck Fix 	24.5Mpps @ 64B (up >45%)
AIOP Simple IPSec PP @ 390B	17.6Gbps (without scatter gather)	<ul style="list-style-type: none"> Bottleneck fixes Added Scatter Gather Increased SoC BW throughput capability Improvements to SEC bandwidth 	Better than 18Gbps (and with scatter gather)
AIOP Simple IPSec PP @ 1420B	23.7Gbps		Better than 24Gbps
AIOP Simple IPSec PP @ 64B	8.5Mpps (without scatter gather)		Better than 9Mpps (and with scatter gather)


Significant Improvements in Offload Capabilities for the LS2088A

SOFTWARE ENABLEMENT





Software Development Kit

- Rich set of drivers and middleware.
 - NW object model abstracts data-path HW programming.
 - Centralized resource management.
- Easy to use
 - Linux kernel space
 - Linux user-space
 - AIOP
- Provides choice of 3 programming environments
 - Linux kernel space
 - Linux user-space
 - AIOP
- Complete AIOP programmability
 - Drivers, debug tools, sample apps, libraries.
- Standard API
 - Linux sys-call, sockets
 - ODP API
- Linaro active member
 - aarch64 support
 - ODP definition
- Best performance out-of-the-box
 - Simple/Complex IP-Fwd
 - IPsec, NAT, Firewall.
 - AIOP & GPP



Application Development Kits


- Designed for Use-case/Applications support
 - SMB/Enterprise – IPSec, NATP/FW, IPS
 - SDN – OF-Switch + Controller
 - Switch supplement – NetFlow, E-OAM offloads
 - Data-center – SSL+TCP termination, Intelligent-NIC
 - WLAN – CAPWAP/DTLS
 - NFV (virtual edge) – vAccess, vCPE
 - More
- A Component to a complete solution
 - Rather, an optimized toolkit
 - Customers expected to integrate with own solution.
 - NXP offers customization services
- General strategy
 - Separate data-path & control-path components
 - Different offerings for customers with/without own control-path.
 - Can have data-path in GPP or AIOP or hybrid
 - Standard, consistent API for to allow customers to use their own applications.
- Business Model
 - See ADK Business Model slide for details.



** e.g. – SMB/Enterprise



LS1088A/84A/48A Block Diagram



Device

- 28HPM Process
- FCBGA, 0.8mm pitch

Power target

- <20W

Schedule

- Samples: August '16
- Production: 4Q16

Security

- Hardware – Encryption (IPSec)
- Secure Boot
- Trust Zone & Trust Architecture
- MACSec support

Performance

- IPSec: 10 Gbps (IMIX)
- IPv4: 10 Gbps (IMIX)

General Purpose Processing Layer

- 4 or 8 x ARM A53 CPUs, 64b, 1.5GHz
 - 1MB L2 cache / cluster
- HW L1 & L2 Prefetch Engines
- Neon SIMD in all CPUs

Memory Subsystem

- 64b DDR4 up to 2.1GT/s

CCI-400 Switch Fabric

- Advanced VM hardware support

Advanced I/O Processor

- Programmable packet handling

High Speed I/O

- 3x PCIe Gen3 controllers
- SATA 3.0, 2 x USB 3.0 with PHYs

Network I/O


- 2x1/10GbE + 8x1G
- XFI/KR and SGMII/KX
- MACSec on up to 4x 1GbE
- uQE for HDLC, T1/E1 support

Industrial connectivity

- Ethernet, Serial (RS485/422), uQE (for additional serial fieldbus apps)

At a Glance QorIQ LS2088A Platform

- General Purpose Processing
- 8x ARM A72 CPUs, 64b, 2.0GHz
 - 1MB L2 cache
- HW L1 & L2 Prefetch Engines
- Neon SIMD in all CPUs
- 1MB L3 platform cache w/ECC
- 4MB Coherent Cache
- 2x64b DDR4 up to 2.1GT/s
- Accelerated Packet Processing
- 20Gbps SEC- crypto acceleration
- 10Gbps Pattern Match/RegEx
- 20Gbps Data Compression Engine
- Express Packet IO
- Supports 1x8, 4x4, 4x2, 4x1 PCIe Gen3 controllers
 - SR-IOV support, End Point
- 2 x SATA 3.0, 2 x USB 3.0 with PHY
- Network IO
- Wire Rate IO Processor:
 - 8x1/10GbE + 8x1G
 - XAUI/XFI/KR and SGMII
 - MACSec on up to 4x 1/10GbE
- Layer 2 Switch Assist



Samples May 2016
Production 3Q2016

Datapath Acceleration

- **SEC**- crypto acceleration
- **DCE** - Data Compression Engine
- **PME** – Pattern Matching Engine
- **L2 Switching** -- via Datapath Acceleration Hardware
- **Management Complex** – Configuration Abstraction

Other Parametrics

- 37.5x37.5 Flipchip
- 1mm Pitch
- 1292pins

Full Featured Highly Flexible Platform
4-8 A72 Cores



Summary

- Leading value for 64-bit ARM
 - ARM A57, ARM A72
- Readiness
 - Hardware, Software Available Today
- Production Target
 - LS2080A in production
 - LS2088A on target



SECURE CONNECTIONS
FOR A SMARTER WORLD

ATTRIBUTION STATEMENT

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, CoolFlux, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE Classic, MIFARE DESFire, MIFARE Plus, MIFARE Flex, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TrenchMOS, UCODE, Freescale, the Freescale logo, AltiVec, C 5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and μ Vision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. © 2015–2016 NXP B.V.

