Hello and welcome to this presentation of the I2C, or inter-integrated circuit, module for Kinetis MCUs. In this session, you’ll learn about the I2C’s main features and the application benefits of leveraging this function.
In this presentation, we’ll cover:

• An overview of the module
• The on-chip interconnections and inter-module dependencies
• Hardware and software configurations
• An example use case for reference
• And a few frequently asked questions
First, let’s take a brief look at the I2C protocol and overall features of the Kinetis MCU I2C module.
I2C Protocol Overview

I2C is a widely used communication protocol to transfer data between devices.

It uses only 2 bus lines: SCL (or clock) and SDA (or data). Note that your system may also require a ground connection if a master and slave device do not reference the same ground connection.

Data transfer is made in a simple master-slave relationship between components with each slave possessing its own, unique bus address.

The protocol does not define a strict baud rate, but the standard transfer rates are up to 1 MHz. The master device determines the frequency.

It is possible to have multiple I2C devices in a multi-master or multi-slave bus configuration with arbitration loss and collision detection.
I2C Module Main Features

- Compatible with the I2C bus specification
- Multimaster operation
- Software programmable for one of 64 clock frequencies
- Arbitration lost interrupt with automatic mode switch from master to slave
- General call recognition
- 10-bit addressing
- Support for SMBUS specification, version 2
- Programmable input glitch filter
- Range slave address support
- Supports clock stretching

The key features of the I2C module in Kinetis MCUs include:
- I2C bus specification support
- Support for 10-bit addressing scheme
- SMBUS version 2 specification support
- Programmable input filter to absorb and eliminate glitches on the bus
- and the ability to wake up the MCU with a slave address match
I2C Module Functional Block Diagram

This is a general block diagram of the I2C module. The most relevant parts are the register blocks – outlined in yellow here. The registers provide status flags that serve as an interface to configure the module. The data register provides an interface for the application to send or receive data to or from the I2C bus.
Next, let’s discuss on-chip interconnection and inter-module dependencies.
I2C Module On-chip Interconnections and Inter Module Dependencies

This diagram displays the I2C interconnections and its relationship with other peripherals or systems.

On left, we see the path for the I2C module source clock. The clock is initially generated by the MCG module, passing then to the SIM module which delivers an equal or divided frequency. Note the dotted lines for system and bus clocks; this means that the I2C clock source will depend on the specific Kinetis device and the specific I2C module instance. Please refer to your Kinetis MCU reference manual for help determining the exact clock source.

From the SIM module, it is very important to enable the I2C clock gate before accessing the I2C registers.

On the right, the possible interrupt triggers are displayed. The triggers marked with a red star are not present in all Kinetis devices. Refer to your device specific reference manual for details. All of the interrupts in an I2C module instance share a single interrupt vector mapped to the NVIC module. There are two required steps to enable interrupts:

1. Enable the desired interrupt triggers in the I2C module, and
2. Enable the common interrupt vector in the NVIC module for the corresponding I2C module instance.
Now let’s examine a basic hardware setup.
I2C Hardware Configuration

- The I2C pins in Kinetis devices are either pseudo open drain or true open drain.

- In either case, external pull ups for the SDA and SCL lines are required

An important hardware component of the I2C bus are the pull-up resistors. There should be one pull-up resistor per I2C line. This is because the I2C specification requires I2C devices to have open drain output stages. Usually the lines of the bus are pulled up to the same voltage level of the MCUs’ VDD. If the Kinetis device has true open drain pins, then it is permissible to pull the pins up to 5 volts.
In this section, we will examine the I2C driver provided by the Kinetis Software Development Kit (or KSDK).
Kinetis Software Development Kit (KSDK) I2C Master Driver

The I2C master driver functions require a structure variable of type “i2c_master_state”. This should be a persistent structure, so it is recommended to make it global, static or defined in the main function.

A simple structure variable of type “i2c_device” is also needed. This variable should be initialized with the I2C slave address and the desired baud rate.

APIs initialize and de-initialize the driver, as well as set the baud rate.

The transmission APIs are for data transmission. There are blocking and non-blocking calls.
• Blocking calls do not exit the function until the I2C transfer is complete.
• Non-blocking functions simply start the I2C transfer and then exit the function.

Finally there are APIs for data reception, which also have blocking or non-blocking variants.
Kinetis Software Development Kit (KSDK) I2C Slave Driver

The slave driver requires a structure variable of type “i2c_slave_state” and a structure of type “i2c_slave_user_config”. The “i2c_slave_user_config” variable holds the slave address, slave callback, callback parameter, slave listening mode, and start/stop detection depending on the device.

There are simple APIs for initialization, de-initialization and to retrieve a pointer to the slave’s state structure.
Kinetis Software Development Kit (KSDK) I2C Slave Driver – Continued

These are the data transmission APIs.

and APIs for data reception.
Let’s take a look at an I2C example available with Kinetis SDK.
Kinetis SDK I2C Example – Master Code

The next three slides are an example of basic master – slave communication. The code in this slide is the I2C master project.

The application consists of continuous iterations of the master sending 1 byte or more to the slave, along with a command byte indicating to the slave how many bytes to expect. Then the master waits for the slave to echo the bytes it received from the master. The communication continues with the master incrementing the number of bytes sent or received within each iteration.
This is the continuation of the I2C master code.
... and the final section of the master code.
In the next two slides is the code for an I2C slave application. The first byte received by the slave indicates the incoming number of bytes. Then the slave receives the specified number of bytes in a buffer and sends them back to the master. The communication continues by the slave receiving and echoing as many bytes as indicated by the master.
And here is the remaining piece of the slave code.
I2C Single-Master / Multiple-Slave Use Case

This diagram represents one use case with one I2C master and three I2C slave devices. In this case, the three slaves are an EEPROM memory device, a DAC, and a LCD device. Please note the use of pull-up resistors.
Now, let’s review a few FAQs that arise when using the I2C module.
I2C FAQs

**Q: What is the maximum achievable I2C frequency?**
A: The module is targeted for up to 1 MHz frequencies depending on the Kinectis device.

**Q: Why is the low level signal on SDA or SCL not completely pulled down to 0 Volts?**
A: For Kinetics MCUs, you may need to configure the I2C pins for open drain mode by setting the PORTx_PCR[ODE] bit. Another cause for this may be a poor ground connection between your master device and slave device.

**Question: What is the maximum bus frequency of the I2C module?**
Answer: The module is targeted for up to 1 MHz frequencies depending on the Kinetics device.

**Question: Why is the low level signal on SDA or SCL not completely pulled down to 0 Volts?**
Answer: For Kinetics MCUs, you may need to configure the I2C pins for open drain mode by setting the PORTx_PCR[ODE] bit. Another cause for this may be a poor ground connection between your master device and slave device.
I2C FAQs – Continued

**Question: What is the difference between pseudo open drain and true open drain pins?**

**Answer:** Pseudo open drain pins are compatible with I2C specification, but these pins cannot be pulled up to a voltage higher than VDD.

True open drain pins are also compatible with I2C specification and can be pulled up to 5V.
This concludes our presentation on the I2C module for Kinetis MCUs.

For additional references, please visit the application notes listed here.

We also invite you to visit us on the web at Freescale.com/Kinetis and check out our community page.