

USB Compliance Checklist

Peripheral Silicon (excluding hubs)

July 19, 1999

USB Device Product Information

Date	July 19, 1999
Vendor Name	Motorola
Vendor Street Address	
Vendor City, State, Zip	
Vendor Phone Number	
Vendor Contact, Title	
Product Name	
Product Model Number	MPC823
Product Revision Level	Z3



Introduction

This is a checklist to help in design reviews of ASICs and Components for Peripherals to check their compliance with Universal Serial Bus Specification, Revision 1.0.

This checklist is also used to qualify a USB product for the System Integrator List by creating a paper trail of testing for USB compliance.

USB Protocol Checklist

The reference setup for this checklist is a USB link with one USB on each side of it. This checklist specifies behavior expected from these USB agents to satisfy chapter 8 of the USB protocol. One of these two agents is the controlling agent (host or hub) and the other is the controlled agent (device or hub). Except for a few noted items, both types of agents need to adhere to the same requirements. The hub is a special entity because its upstream ports act like a device and its downstream ports act like a host, and it is covered in a separate checklist. For the purposes of this checklist, the terms host and hub downstream port are equivalent as are the terms device and hub upstream/root port. Hub specific requirements are listed in the hub chapter.

This checklist is organized in two broad sections. The first section lists expected or normal behavior from an USB agent when it drives the bus or receives from the bus. So tests in this section need to be done in two parts - ensure that the agent drives the correct signals and ensure that the agent accepts correct signaling (correctness by design and correctness by test). The second section lists expected behavior of an USB agent when it sees an error or abnormal condition on the bus (test of design robustness). Any deviation from this checklist should be noted and explained in the explanations area. These lists are organized starting with the smallest signal entity on the bus and ending at the transfer level.

Some definitions of terms used in the checklist. Note that some terms are overloaded (e.g. data) and definition should be derived from context. Bit order is from left to right unless specified otherwise.

Sense: The relationship between D+ and D- voltages for J state on a USB link e.g. on a fullspeed link, D+ > D-; on a low-speed link D+ < D-.

NZB: NrZ bit; smallest data structure referenced in spec; represented as 1, 0 and S (single-ended 0) e.g. 1

NIB: NrzI bit; smallest data structure referenced in spec; represented as J, K and 0 (single-ended 0) e.g. J

Field: the next higher form of data structure; can be represented as NIBs or NZBs e.g. sync field is KJKJKJKK or 00000001

Packet: is the most referenced data structure; is built out of fields e.g. Token packet **Phase**: of a transaction is made up of 0 or 1 packet e.g. token phase



Transaction: is the basic unit for unidirectional data transfer and is a set of packets; for unidirectional endpoints (bulk, interrupt, iso) this is the final level of communication with protocol implications e.g. OUT transaction

Stage: is a set of one or more unidirectional transactions e.g. data stage

Transfer: is a unit of bi-directional data transfer and is built out of stages. It is used by bi-directional endpoints only. e.g. control transfer

Turnaround time: time between an agent seeing the EOP for the previous packet and starting to drive the bus for a new packet i.e. J period after 0 of the EOP. This time also applies to the period between packets when the host is driving both packets.

Time-out period: amount of time that an agent awaiting a response waits before invalidating the transaction

Target: could be a pipe in the host or endpoint in a device

The addendum lists test scenarios which can be used to develop tests for the items in the checklist as well as some useful Perl programs.



Design-and-Test section:

Bitstream

A bitstream is a set of bits from J,K, 0 (nrzi) or 0,1,S(nrz)

Name	Test description	Spec sec	Status
BSD 1	Is >=2.5 us of NIB 0 anywhere in a bitstream recognized on the root port of a device as a USB RESET?	7.1.4.3	yes 🟒 no
BSD 2	Is $>=2.5$ us of NIB 0 anywhere in a bitstream recognized by the host or the downstream port of a hub as a disconnect event?	7.1.4.1	yes 🟒 no
BSD 3	Is ≥ 2.5 us of NIB J recognized by the host or a downstream port of a hub as a connect event?	7.1.4.1	yes 🟒 no
BSD 4	Is $>=20$ ms of NIB K followed by an EOP recognized as an end of resume event by a target?	11.5.1	yes _ _ no
BSD 5	Does any transition from the J state on the root port of a suspended device wakeup the device?	7.1.4.5	yes 🟒 no
BSD 6	Is the possibility of a NIB 1 <1 bit time during bus transitions accounted for?	7.1.13	yes 🖌 no
BSD 7	Is the sense of signaling on a link either full-speed or low-speed but not both?	11.2.5	yes <u> </u> no
BSD 8	Does the sense of signaling on a link correspond to speed of link?	7.1.4	yes 🖌 no
BSD 9	Is the bitstream on the bus nrzi encoded?	7.1.5	yes 🖌 no
BSD 10	Does the bitstream on the bus implement bit stuffing prior to transmission?	7.1.6	yes 🖌 no
BSD 11	Does the CRC bitstream on the bus implement bit stuffing?	8.3.5	yes _ _ no
BSD 12	Is bit stuffing implemented even if a stuffed bit is required after the last bit of the packet?	8.3.5	yes 🟒 no
BSD 13	Is bit stuffing done after the CRC computation on the transmitted bit stream?	8.3.5	yes 🖌 no
BSD 14	Is nrzi encoding done after the bit stuffing on the transmitted bit stream?	7.1.6	yes 🟒 no
BSD 15	Is nrzi->nrz decoding done before bit unstuffing?	7.1.6	yes 🟒 no
BSD 16	Is bit unstuffing done before the bitstream is parsed?	7.1.6	yes 🟒 no

Field

A field can	be		
sync	- 8 bit field with NZB value 00000001		
PID	- listed in Table 8-1 of spec		
address	- 7 bit field		
endpoint	- 4 bit field		
frame num	per - 11 bit field		
token CRC	- 5 bit field		
data	- 0 to 1023 byte field		
data CRC	- 16 bit field		
EOP	- 3 bit field with NIB value 00J		
Name	Test description	Spec sec	Status
FLD 1	Is the sync field as measured on the bus wires correct i.e. NIB KJKJKJKK?	8.2	yes 🟒 no
FLD 2	Is the packet type in the PID one of those listed in Table 8-1	8.3.1	yes 🟒 no
FLD 3	Is the PID check the one's complement of the packet type field	8.3.1	yes 🟒 no
FLD 4	Is the token CRC generated with the polynomial NZB 00101 on address-	8.3.5.1	yes 🖌 no
	enapoint/frame number fields		



FLD 7	Does the CRC computation on a data packet bitstream leave a residual of	8.3.5.2	yes 🟒 no
	NZB 10000000001101 at the EOP		
FLD 8	Is the 7-bit address field sent out LSB first on the bus	8.3.2.1	yes 🟒 no
FLD 9	Is the 4-bit endpoint field sent out LSB first on the bus	8.3.2.2	yes 🟒 no
FLD 10	Is the 11-bit frame number field sent out LSB first on the bus	8.3.3	yes 🖌 no
FLD 11	Is each data byte in the data field sent out LSB first	8.3.4	yes 🖌 no
FLD 12	Is the CRC shift register contents inverted to form the CRC field	8.3.5	yes 🖌 no
FLD 13	Is the CRC field sent out MSB first	8.3.5	yes 🖌 no
FLD 14	Is the EOP correctly constituted i.e. NIB 00J	7.1.11.2	yes 🖌 no
FLD 15	Does a full-speed receiver (on a non-hub device) recognize 82ns to 2.5 us of	7.1.12	yes 🖌 no
	NIB 0 followed by a J transition as a valid EOP		-
FLD 16	Does a low-speed receiver (on a non-hub device) recognize 670 ns to 2.5 us	7.1.12	yes 🖌 no
	of NIB 0 followed by a J transition as a valid EOP		-
FLD 17	Does a low speed device recognize low-speed keepalive strobes	11.2.5.1	yes 🖌 no
FLD 18	Does a low speed device support one control endpoint and at most two other	8.3.2.2	yes 🖌 no
	endpoint numbers		•
FLD19	Are the endpoints on a low speed device either control or interrupt type	8.3.2.2	yes 🟒 no
			-

Packet

A packet is made up of fields which are formatted as described in sec. 8.4 of spec and can be one of the following:

- PRE- sync PIDSOF- sync PID timestamp token CRC EOPToken- sync PID endpt token CRC EOPdata- sync PID data....... data dataCRC EOP
- handshake sync PID EOP

Name	Test description	Spec sec	Status
PKD 1	Is the PRE packet 16 bits long	8.6.5	yes 🟒 no
PKD 2	Is the PRE packet constituted as sync followed by PID	8.6.5	yes 🟒 no
PKD 3	Is the Token packet 32 bits + EOP	8.4.1	yes 🟒 no
PKD 4	Is the token constituted as sync followed by PID followed by address	8.4.1	yes 🟒 no
	followed by endpoint followed by token CRC followed by EOP		
PKD 5	Is the SOF packet 32 bits + EOP	8.4.2	yes 🟒 no
PKD 6	Is the SOF constituted as sync followed by PID followed by frame number	8.4.2	yes 🟒 no
	followed by token CRC followed by EOP		
PKD 7	Is the handshake packet 16 bits + EOP	8.4.4	yes 🟒 no
PKD 8	Is the handshake constituted as sync followed by PID followed by EOP	8.4.4	yes 🟒 no
PKD 9	Is the data packet an integral number of bytes (4 to 1027) + EOP	8.4.3	yes 🟒 no
PKD 10	Is the data packet constituted as sync followed by PID followed by 0 to 1023	8.4.3	yes 🟒 no
	bytes of data followed by data CRC followed by EOP		
PKD 11	Is the data payload of a low speed packet limited to 8 bytes	8.6.5	yes 🖌 no

Transaction

Transactions are sets of packets used for unidirectional data transfer and can be one of the following: (host phase in italics; device phase in regular font)

SOF setup data ack out data ack/nak/stall out data0 in data ack in data0/nak/stall pre setup pre data ack pre out pre data ack/nak/stall pre in data pre ack pre in nak/stall



Name	Test description	Spec sec	Status
TRD 1	Does the device implement default address of 0 on device reset	8.3.2.1	yes 🟒 no
TRD 2	Does the device implement a bi-directional control endpoint 0 for every	8.3.2.2	yes 🟒 no
	address		
TRD 3	Does the generated packet fit the phase of the transaction as listed above	8.5,8.6.5	yes 🖌 no
TRD 4	Is the turnaround time of a packet-sourcing agent greater than 2 bit times	7.1.15	yes 🖌 no
TRD 5	Is the turnaround time of a packet-sourcing agent less than 6.5 (7.5 with integrated cable) bit times	7.1.15	yes 🖌 no
TRD 6	Is the time-out period at an agent awaiting response greater than 16 bit times	7.1.16	yes 🖌 no
TRD 7	Is the time-out period at an agent awaiting response less than 18 bit times	7.1.16	yes 🖌 no
TRD 8	Is an unsuccessful (NAK or time-out in non-token phase) transaction retried	8.6.2-4	yes 🟒 no
TRD 9	Does the retried transaction use the same data PID as the original transaction	8.6.2-4	yes 🖌 no
TRD 10	Do interrupt endpoints used in rate feedback mode toggle the sequence bit without regard to presence or type of handshake	8.5.3	yes \checkmark no see note 0
TRD 11	Do handshakes conform to order of precedence detailed in tables of Sec. 8.4.5	8.4.5	yes <u>√</u> no see note 1
TRD 12	Are low speed transactions limited to those needed to support interrupt and control endpoints	8.6.5	yes 🖌 no
TRD 13	Does an ISO endpoint synthesize frame markers to replace SOFs which may be lost due to bus error	5.10.6	yes \checkmark no see note 0
TRD 14	Does an ISO pipe handle holes/bubbles in pipe which may arise during suspend-resume operation		yes 🟒 no

Transfer

Transfers are data structures used by bi-directional (control endpoints). The transfer is made up of stages which are sets of unidirectional transactions. They can be one of:

setup0out1out0out1in1setup0in1in0in1...in0/1out1setup0in1in1...in0/1in1

Transactions in italics constitute the data stage ; there may or may not be a data stage between the setup stage and status stage. Suffix of 0 or 1 indicates the data PID used in the transaction

Name	Test description	Spec sec	Status
TFD 1	Does the setup stage use a data0 PID	8.5.2	yes 🖌 no
TFD 2	Does the status stage use a data1 PID	8.5.2	yes 🟒 no
TFD 3	Does the data stage always start with a data1 PID	8.5.2	yes 🖌 no
TFD 4	Are all the transactions of the data stage in the same direction	8.5.2	yes 🖌 no
TFD 5	Is there a change of direction when entering the status change	8.5.2	yes 🖌 no
TFD 6	Is the data packet used in the status stage 0 bytes in length	8.5.2	yes 🖌 no



Test for robustness Section:

Bitstream

A compliant bitstream is a set of bits from J,K,0 (nrzi) or 0,1,X(nrz)

Name	Test description	Status
BST 1	Is a single ended NIB 1 of ≥ 1 bit time ignored by the target	yes 🟒 no
BST 2	Does an agent ignore a truncated (up to 50%) first bit of the sync field without impacting the rest of the bitstream	yes 🖌 no
BST 3	Is the state of the differential receiver ignored during single ended signal state	yes 🟒 no
BST 4	Does the target reject bitstreams of length <1 bit time without impacting future transactions	yes 🟒 no
BST 5	Does the target adjust to the difference in frequency and phase between incoming clock and its internal clock	yes 🟒 no
BST 6	Is a packet with a bit-stuff error rejected by the target	yes 🖌 no
BST 7	Is a bitstream (which is not part of a packet) with bit stuff error ignored by the target	yes _ no
BST 8	Does the target reject packets with bit stuff error at the last bit of the packet	yes 🖌 no
BST 9	Is bit stuffing implemented even if stuffed bit is after the last bit of the packet	yes 🖌 no
BST 10	Can the device handle more than one USB RESET with no intervening packets correctly	yes 🖌 no

Field

A compliant field can be one of:

sync	- 8 bit field with NZB value 00000001
PID	- listed in Table 8-1 of spec
address	- 7 bit field
endpoint	- 4 bit field
frame number	- 11 bit field
token CRC	- 5 bit field
data	- 0 to 1023 byte field
data CRC	- 16 bit field
EOP	- 3 bit field with NIB value 00J

Name	Test description	N/A	Status
FLT 1	Is the sync field recognized as valid even if up to two initial bits of it are		yes 🟒 no
	corrupted (Actually, only the last 3 bits (JKK) need to be decoded).		
FLT 2	Is a packet with packet type not listed in Table 8-1 ignored by the target		yes 🟒 no
FLT 3	Is a packet with corrupt PID (PID check error) ignored by the target		yes 🟒 no
FLT 4	Is a token with bad CRC ignored by the target		yes 🟒 no
FLT 5	Is a CRC error on a data packet recognized by the target		yes 🟒 no
FLT 6	Does a full speed receiver reject a NIB 0 of duration less than 40 ns as part of		yes 🟒 no
	an EOP		
FLT 7	Does a low speed receiver reject a NIB 0 of duration less than 330 ns as part		yes 🟒 no
	of an EOP		

Packet

A compliant packet is made up of fields which are formatted as described in sec. 8.4 of spec and can be one of the following:



PRE SOF Token data handshake	 sync PID sync PID timestamp tokenCRC EOP sync PID addr endpt tokenCRC EOP sync PID data data data CRC EOP sync PID EOP 		
Name	Test description	N/A	Status
PKT 1	Is a token whose address field doesn't match any address in the device ignored by the device		yes 🖌 no
PKT 2	Is a token whose endpoint field doesn't match any endpoint in the address ignored by the device		yes 🖌 no
PKT 3	Is a token which doesn't match direction of endpoint ignored by the device		yes 🖌 no
PKT 4	Is a SETUP token to a unidirectional endpoint ignored by the device		yes 🖌 no
PKT 5	Is every endpoint capable of handling 0 length data packet in its assigned direction(s)		yes 🟒 no
PKT 6	Does an ISO endpoint use 0 length data packet if fresh frame data is not available		yes $_$ no \checkmark see note 2
PKT 7	Is a packet whose length doesn't match standard length for packet type rejected by target		yes 🖌 no
PKT 8	Does the measurement of packet length take into account the possibility of jitter in the EOP		yes 🖌 no
PKT 9	Is a bitstream not constituted according to packet rules described in last section rejected by the target		yes 🖌 no

Transaction

A compliant transaction can be one of the following: (host phase in italics; device phase in regular) *SOF*

setup data ack out data ack/nak/stall out data0 in data ack in data0/nak/stall pre setup pre data ack pre out pre data ack/nak/stall pre in data pre ack pre in nak/stall

Name	Test description	N/A	Status
TRT 1	Is a packet which doesn't fit the current phase of a transaction rejected by the		yes 🟒 no
	target		
TRT 2	Does the receipt of a token always start a new transaction (and end a pending		yes 🟒 no
	transaction)		
TRT 3	Does a target ignore data packet with same PID as previous data packet to		yes 🟒 no
	the endpoint but successfully complete (ack) the transaction		see note 3
TRT 4	Does a time-out or error in any phase cause the transaction to be terminated		yes 🟒 no
TRT 5	Is a transaction always started with a token		yes 🖌 no
TRT 6	Is the data toggle implemented independently for each unidirectional		yes 🟒 no
	endpoint		
TRT 7	Does the source of ISO data ignore handshake without impacting subsequent		yes 🟒 no
	transactions		
TRT 8	Can the target handle consecutive packets in the same direction with $>=2$ bit		yes 🟒 no
	times of interpacket gap		



Transfer

Transfers are data structures used by bi-directional (control endpoints). The transfer is made up of stages which are sets of unidirectional transactions. A compliant transfer can be one of:

setup0out1out0out1in1setup0in1in0in1...in0/1out1setup0in1...in1...in1/1in1

Transactions in italics constitute the data stage ; there may or may not be a data stage between the setup stage and status stage. Suffix of 0 or 1 indicates the data PID used in the transaction

Name	Test description	N/A	Status
TFT 1	Does a target receiving an unexpected data PID ignore the data but still		yes 🟒 no
	successfully complete(ack) the transaction		
TFT 2	Does the receipt of a non-zero length data packet in the status stage cause the		yes 🟒 no
	transfer to be terminated with an error indication		see note 0



USB Signals and Timing Checklist

General Rules:

Name	Test description	NA	Status
EL1	Single-ended receivers recognize voltage below 0.8 V as a logic low?		yes no
EL2	Single-ended receivers recognize voltage above 2.0 V as a logic high?		yes no
EL3	Differential receivers recognize differential voltages of 200 mV between 0.8 and 2.5 volts?		yes no
EL4	Do active data line outputs drive to 2.8 volts with a 15 K Ω load to ground?		yes no
EL5	Do active data line outputs drive to 0.3 volts with a 1.5 K Ω load to 3.6 volts	?	yes no
EL6	Capacitance on each data line is a maximum of 20 pF (without cable)?		yes no
EL7	Does the device accept a truncated bit time (down to half of a bit time) as th first bit of the SYNC field?	e	yes no
EL8	Does the device recognize a single-ended zero of 2.5 μ s or greater on its rooport as a device reset?	ıt	yes no
EL9	Does the device recognize any non-idle state on its root port as a resume sig	nal?	yes no
EL10	Do all downstream ports sink 200 μ A ±5% at 3.0V when not driving the bu (15 K Ω resistor to ground present)?	S	yes no n/a
EL11	Are open downstream ports pulled to ground?		yes no n/a
EL12	Does the device recognize a single-ended zero of 2.5 µs or greater on any of downstream ports as a disconnect?	its	yes no n/a
EL13	Does the device recognize a non single-ended zero of 2.5 μ s or greater on an of its downstream ports as a connect?	ıy	yes no n/a
EL14	Is the pullup at the root port connected to a supply which is controlled logic as an AND of Vbus and device VCC?	ally	yes no n/a



Driver Port Characteristics - Full Speed Ports:

This section is N/A _ ✓ _.

Applicable to any port which can operate at 12 Mb/s, up or downstream. This includes the host, full speed devices and all hub ports, including the root port.

EL15	Is the differential source resistance between 28Ω and 43Ω ?	yes no
EL16	Is the pull-down source resistance between 28Ω and 43Ω ?	yes no
EL17	Are data line rise times are greater than 4.0 ns and less than 20 ns?	yes no
EL18	Are data line fall times are greater than 4.0 ns and less than 20 ns?	yes no
EL19	Are the rise and fall times matched to within 10%?	yes no
EL20	Do the data lines cross over each other between 1.3 and 2.0 volts?	yes no
EL21	Is the bus idle state D+ between 3.0 and 3.6V and D- at ground?	yes no
EL22	Is there a pull-up resistor on the D+ data line of the device's root port?	yes no
EL 23	Does the combination of the device's pullup resistor and the $15K\Omega$ pulldown	yes no
	resistor upstream yield a voltage which is at least 2.0V when the bus is idle?	
EL 24	Does the combination of the device's pullup resistor and the $15K\Omega$ pulldown	yes no
	resistor upstream yield a voltage which does not exceed 3.6V when the bus is idle?	
EL25	When Vbus is disconnected from the device, does the D+ source no current?	yes no
EL26	When Vbus is present on the device, is the magnitude of the leakage current	yes no
	(device not driving) from the D- data line less than 10 μ A for input voltages	
	between 0.0 and 3.3 volts?	

Driver Port	Characteristics	s - Low Speed Ports:	This section is N/A	<u>√</u>	

Applicable to any port which can operate at 1.5 Mb/s, up or downstream. This includes the host, low speed devices and all downstream hub ports.

EL 27	Data line rise times are greater than 75 ns and less than 300 ns?	yes no
EL 28	Data line fall times are greater than 75 ns and less than 300 ns?	yes no
EL 29	Are the rise and fall times matched to within 20%?	yes no
EL 30	Do the data lines cross over each other between 1.3 and 2.0 volts?	yes no
EL 31	At bus idle is D- between 3.0 and 3.6V, and is D+ at ground?	yes no
EL 32	Does the combination of the device's pullup resistor and the $15K\Omega$ pulldown	yes no
	resistor upstream yield a voltage which is at least 2.0V when the bus is idle?	
EL 33	Does the combination of the device's pullup resistor and the $15K\Omega$ pulldown	yes no
	resistor upstream yield a voltage which does not exceed 3.6V when the bus is idle?	
EL 34	When Vbus is disconnected from the device, does the D- source no current?	yes no
EL 35	When Vbus is present on the device, is the magnitude of the leakage current	yes no
	(device not driving) from the D+ data line less than 10 μ A for input voltages	•
	between 0.0 and 3.3 volts?	



Data Source Timings - Full Speed Ports:

This section is N/A ✓___.

Applicable to a device operating at 12 Mb/s, up or downstream which acts as the source of data. This includes the host, full speed devices and the root hub port when the hub or embedded function is the addressed device.

EL 36	Is the transmission data rate between 11.97 and 12.03 Mb/s?	yes no_	_
EL 37	Does the high speed device operate correctly with frame lengths between 0.9995ms	yes no_	_
	and 1.0005 ms?		
EL 38	Is the differential driver jitter less than ± 3.5 ns?	yes no_	_
EL 39	Is the differential driver jitter for paired transitions ³ less than ± 4.0 ns?	yes no_	_
EL 40	Is the EOP width between 160 ns and 175 ns at the transmitter?	yes no_	_
EL 41	Is the timing skew due to the transition to the EOP on the last differential bit(s)	yes no_	_
	between -2.0 ns and 5.0 ns at the transmitter?		
EL 42	Is the receiver data jitter tolerance at least \pm 18.5 ns?	yes no_	_
EL 43	Is the receiver jitter tolerance for paired transitions ³ at least \pm 9.0 ns?	yes no_	_
EL 44	Does the device accept a single-ended zero of 1 FS bit time as an EOP?	yes no_	_
EL 45	Does the device reject as an EOP a single-ended zero of 40 ns or less?	yes no_	_

Data Source Timings - Low Speed Ports: This section is N/A ✓.

Applicable to a device operating at 1.5 Mb/s, up or downstream. This includes the host and low speed devices.

EL 46	Is the transmission data rate between 1.4775 and 1.5225 Mb/s?	yes no
EL 47	Is the differential driver jitter less than ± 95 ns? (n/a for host devices)	yesnon/a
EL 48	Is the differential driver jitter for paired transitions ³ less than ± 150 ns?	yesnon/a
	(n/a for host devices)	
EL 49	Is the EOP width between 1.25 μ s and 1.5 μ s at the transmitter?	yes no
EL 50	Is the timing skew due to the transition to the EOP on the last differential bit(s)	yes no
	between -40 ns and 100 ns at the transmitter?	
EL 51	Is the receiver data jitter tolerance at least \pm 75 ns?	yesnon/a
	(n/a for host devices)	
EL 52	Is the receiver jitter tolerance for paired transitions ³ at least ± 45 ns?	yesnon/a
	(n/a for host devices)	
EL 53	Does the device accept a single-ended zero of 1 LS bit time as an EOP?	yes no
EL 54	Does the device reject as an EOP a single-ended zero of 330 ns or less?	yes no

Suspend And Resume

SU 1	Does a USB peripheral enter the suspend state after 3.0 ms of continuous J on its	yes_✔ no
	bus	see note 4
SU 2	If a peripheral is bus powered does its average suspend current remain below 500	yes no na
	μα	
SU 3	If a peripheral is bus powered does its peak suspend current remain below 100 ma	yes no na_√
SU 4	If a peripheral is low powered does it recognize LS keep alive signaling and remain awake?	yes_≰ no_ na_
SU 5	Does a peripheral start its wake-up if the bus state changes from the J->K or J->SE0 states	yes_ ⊥ no
SU 6	Is a peripheral fully awake within 10 ms of having received a resume event from upstream?	yes_✔ no
SU 7	Does a peripheral recognize a K->EOP->J transition as end of resume signaling?	yes_ √ no



All USB devices must be capable of going into resume upon seeing a continuous idle on the bus for 3.0 ms or more. Similarly, all USB devices must be capable of receiving resume and waking up. USB peripherals may implement remote wake-up as an option.

Remote Wake-up

i cinot		
SU 8	Is the peripheral capable of supporting remote wake-up	yes no_ na_
50.9	than 15 ms to initiate a remote wake-up event	yes_ √ no na
SU 10	Does a remote wake-up device wait at least 5.0 ms from when the bus entered the idle state before initiating remote resume signaling?	yes_✔ nona
Reset		
RST 1	Does a peripheral reject SE0 pulses of less than 2.5 µsec as not being reset?	yes_🖌 no
RST 2	Does a peripheral recognize all SE0 pulses greater than 5.5µs as resets	yes_🖌 no
RST 3	Does a suspended peripheral wake up and recognize reset signaling within 10ms from the start of reset?	yes_✔ no
RST 4	Does a peripheral respond to a reset by transitioning to the <i>default</i> state?	yes <u>√</u> no see note 0
RST 5	Does a peripheral draw no more than 100 ma during reset?	yes_✔ no
RST 6	Does a peripheral draw less than 100 ma from upstream after reset is completed?	yes_✔ no
RST 7	At the end of reset are the peripheral's D+ and D- floating?	yes_🖌 no

7/19/99



Notes:

- 1. All of the items in this checklist have been taken from Chapter 7 of the USB Specification, Rev. 1.0, in particular, Section 7.3. These specifications are explained in Section 7.1.
- 2. All voltages are referenced from the USB ground of the device being tested.
- 3. See USB Specification Rev. 1.0, Chapter 7, Section 7.1.11.1 for explanation of paired transitions.

Explanations:

note 0

This function is implemented by s/w.

note 1

In the case of OUT token, the USB channel will respond with NACK if the FIFO is full. It is always assumed that a BD is available to the be used by the CPM to store the data when it is read from the FIFO.

note 2

The token will be ignored if a fresh packet is not available.

note 3

The packet will be transferred to the s/w. The s/w should ignore it based on the repeated PID.

note 4

The 3.0 ms timer is handled by the s/w. The h/w generates an indication when to start the timer and when to stop it.







This se	ection should be used to explain any "no" or "n/a" answers or clarify any answers on checklist items above.