TN00001

Migrating from the P89V51Rx2 to P89CV51Rx2

Rev. 1 — 13 January 2011

Technical note

Document information

<table>
<thead>
<tr>
<th>Info</th>
<th>Content</th>
</tr>
</thead>
<tbody>
<tr>
<td>Keywords</td>
<td>P89V51Rx2, P89CV51Rx2</td>
</tr>
<tr>
<td>Abstract</td>
<td>This technical note details the differences between the P89V51Rx2 and P89CV51Rx2</td>
</tr>
</tbody>
</table>
Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com
1. Introduction

The replacement of the P89V51Rx2 by the P89CV51Rx2 is possible as long as it’s not in the DIL40 package. This note describes the differences between the two microcontrollers.

2. Reset

The P89V51Rx2 has a synchronous port reset. The port pins will have their initial state after startup from the oscillator. The P89CV51Rx2 does have a asynchronous port reset. The port pins will have their initial state when the reset becomes active. This is the same as for the P89C51Rx2.

3. Power-on startup

The P89V51RD2 with a bootrom code revision before V7 and P89V51RB/RC with bootrom code before revision V3 will have a delay of around 400 msec before the user program starts. In the delay the micro can enter ISP mode when the character "U" has been sent. RD2 micros with V7 and later and the RC2/ RB2 micros with V3 and later can have this delay depending on the setting of the entry control. The P89CV51Rx2 will start without this delay. This micro enters ISP when PSENn = "0" during reset.

4. Internal auxiliary RAM

Bit 2 in AUXR register determines whether the internal or external auxiliary RAM is used. After reset the internal RAM has been selected (AUXR.2="0") . However for P89CV51Rx2 micros from revision B2 this has not been the case. The customer should modify the program after reset with the following (assembler) instruction: MOV 0x8E,#2. The present P89CV51Rx2 micros from revision B3 do not have this problem.

5. ISP entry control

The P89V51Rx2 can enter ISP mode in several ways depending on the revision of the bootrom code. The P89CV51Rx2 can only enter the ISP by making PSEN pin "LOW". This is the same way as for the P89C51Rx2 micros in the past.

In applications where external program memory has been used, this pin should not be "LOW" during and just after reset has been released.

Users who are using the enhanced ISP control features of the later P89V51Rx2 must change the application in such a way that PSEN pin becomes the ISP control pin.

The ISP entry is back to address 0xFC00. The ISP routine uses data RAM addresses 0x30-0x3D and bit place 0x20.1 and RAM buffer from address 0x80.

6. ISP commands

The P89CV51Rx2 does not support the following commands: Reset serial number (0x7), Verify serial number (0x8), Write serial number (0x9), Display serial number (0xA) and Reset and run code (0xB).
7. IAP mode

The P89CV51Rx2 has the same bootloader entry point as the P89C51Rx2. Because of the difference with the P89V51Rx2 the application software must be modified to the new IAP entry and the new boot enable bit location. The IAP routine also uses register R2 and data address 0x30.

<table>
<thead>
<tr>
<th>Description</th>
<th>89CVRx2</th>
<th>89V51Rx2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Boot block</td>
<td>0xE00-0xFFFF</td>
<td>0-0xFFFF</td>
</tr>
<tr>
<td>Boot enable bit</td>
<td>AUXR1.5 (enboot)</td>
<td>FCF.0 (BSEL)</td>
</tr>
<tr>
<td>IAP entry address</td>
<td>0xFFFF0</td>
<td>0x1F00</td>
</tr>
</tbody>
</table>

For erase and program command the oscillation frequency in R0 is needed (e.g., R0=11 for a frequency of 11.052 MHz). The P89V51Rx2 does not need this information.

8. Parallel programming

The P89CV51Rx2 cannot be programmed with the same algorithm as the P89V51Rx2. Please contact your programmer manufacturer for the correct algorithm.

9. Code memory bank selection

The memory bank switch between bootrom and user memory has also been changed. In the P89V51Rx2 you can switch between bootcode block (1) and user code block (0) with SWR and BSEL bit in FCF register. This does not exist in the P89CV51Rx2. You can switch between bootrom code memory and user memory with "enboot" bit in register AUXR1.

10. Secondary bootloader

When you are using a secondary bootloader a jump must be programmed in block 1 of the flash memory in the P89V51Rx2. This is not necessary in the P89CV51Rx2. You can use the boot vector register of the P89CV51Rx2 (see data sheet).

11. Security

The P89V51Rx2 has the serial number feature to prohibit entry of the ISP mode. The P89CV51Rx2 does not have this feature.

The P89V51Rx2 also has one security bit. When this bit is set a parallel programmer cannot read, erase or program the microcontroller. This bit will be cleared after a total chip erase.

The P89CV51Rx2 has three security bits like the P89C51Rx2.

The P89CV51Rx2 can be secured on the same level as the P89V51Rx2. For more detail see the data sheet of the P89CV51Rx2.
12. Clock control

The CPU clock bit for running in 6-clock of 12-clock mode that is back to register CKCON (0x8F) bit 0 in the P89CV51Rx2. This bit is only active when the FX clock mode bit, that can be programmed via ISP or Programmer, has erased. This is 12-clock mode. For peripheral settings see data sheet.

13. Software reset

The P89V51Rx2 can be reset in software by setting bit 2 in FCF (0xB1) register. This is not possible with the P89CV51Rx2.

14. Watchdog

The P89CV51Rx2 has the watchdog mechanism of the P89C51Rx2 with one watchdog register WDRST on address 0xA6. The P89V51Rx2 has a mechanism with two watchdog registers on addresses 0xC0 and 0x85.

The watchdog part of the program must be rewritten. To enable the watchdog of the P89CV51Rx2 the user must write the sequence 0x1E and 0xE1 to WDRST and must write this sequence to WDRST again within 16383 machine cycles to prevent a watchdog overflow followed by a watchdog reset.

15. Hardware

No problems are expected by changing from P89V51Rx2 to P89CV51Rx2. Both micros have the same pinning. The EA pin of the P89CVRx2 is 12 V tolerant. However, it is not advisable to put this voltage on the pin in normal operation. The tolerance is for (ISP) programming an application designed for the old P89C51RX+ microcontroller.

16. Emulation

Both micros are supporting the emulation according to the "enhanced hooks" principle. They do not support the emulation according to the "hook" principle like the P89C51Rx2.

17. Power consumption

The power consumption in operational mode @12 MHz of the P89CV51Rx2 (max 11.5 mA) is less than the P89V51Rx2 (max 23 mA). All the other values are the same.
18. Legal information

18.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

18.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer’s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer’s applications and products planned, as well as for the planned application and use of customer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer’s applications or products, or the application or use by customer’s third party customer(s). Customer is responsible for doing all necessary testing for the customer’s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer’s third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

18.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.
19. Contents

1  Introduction ........................................ 3
2  Reset ............................................... 3
3  Power-on startup .................................. 3
4  Internal auxiliary RAM ............................ 3
5  ISP entry control ................................. 3
6  ISP commands .................................... 3
7  IAP mode .......................................... 4
8  Parallel programming ............................. 4
9  Code memory bank selection .................... 4
10 Secondary bootloader ............................... 4
11 Security .......................................... 4
12 Clock control ...................................... 5
13 Software reset .................................... 5
14 Watchdog .......................................... 5
15 Hardware .......................................... 5
16 Emulation ......................................... 5
17 Power consumption ............................... 5
18 Legal information .................................. 6
18.1 Definitions ....................................... 6
18.2 Disclaimers ...................................... 6
18.3 Trademarks ....................................... 6
19  Contents .......................................... 7