Abstract
This technical note shows how to connect a USB power switch to the LPC18xx/LPC43xx.
Connecting a USB power switch to the LPC18xx / LPC43xx

Revision history

<table>
<thead>
<tr>
<th>Rev</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>20130115</td>
<td>Initial version.</td>
</tr>
</tbody>
</table>

Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com
1. Introduction

The USB host controllers in the LPC18xx and LPC43xx family of microcontrollers have signals that control the VBUS drive pin and detect and act on an over-current condition when connected to a USB device. This document outlines design issues that should be considered when connecting these signals to an integrated power switch.

2. Block diagram

![Block diagram]

Fig 1. Block diagram

This is the recommended way to connect these two signals to an integrated current-limiting power switch. The LM3526-H part shown in this block diagram is used on most development boards that hold this part, but the dual inverter is not included on these boards.

If you decide to use the USBx_PWR_FAULT signal in combination with the power switch in this diagram then the inverter must be included.

3. The signals

The USBx_PPWR signal is the VBUS drive signal used by the USB host controller to control power to USB devices on the bus. This signal should be pulled low to disable the power switch at reset. The signal has an opposite polarity compared to the same signals used on other NXP LPC parts.
The input signal USBx_PWR_FAULT tells the host controller that an over-current condition exists on the external power switch. This signal is active HIGH. When the signal becomes active it causes the Over-current Active bit (bit 4) in the Port Status and Control register (PORTSC) to be set. A hardware interrupt is issued if the Port Change Interrupt Enable bit (bit 2) in the USBINTR register is set. In the interrupt handler the controller should be shut down.

4. The power switch

The block diagram shows a TI LM3526-H Dual port USB power switch which is what is used on the majority of development boards that hold the LPC18xx microcontroller.

The ENABLE_x inputs are active high that directly matches the active HIGH output of the USBx_PPWR output signals on the microcontroller which enables a direct connection.

However, as with most power switches available in the market today, the over-current (FLAG x) outputs are active LOW whereas the USBx_PWR_FAULT inputs on the microcontroller expect an active HIGH signal. Therefore an inverter is required with this power switch when using these inputs.

NOTE: when the part is not detecting an over-current condition its FLAG x outputs are open-drain, so it is important to use pull-ups on these pins.

5. An alternative approach

If there is a desire to eliminate the inverter component from the design an alternative solution exists where GPIO pins are used in place of the USBx_PWR_FAULT pins. In this design the FLAG x outputs on the power switch are tied directly to GPIO inputs on the microcontroller. These GPIO pins are configured to generate an interrupt on a falling edge. This handler for this interrupt would then take the action to shut down the controller.

This alternative approach would require changes being made to the USB host drivers.
Fig 2. Alternative block diagram
6. Legal information

6.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

6.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer’s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer’s applications and products planned, as well as for the planned application and use of customer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer’s applications or products, or the application or use by customer’s third party customer(s). Customer is responsible for doing all necessary testing for the customer’s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer’s third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an “as is” and “with all faults” basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer’s exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

6.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.
7. List of figures

Fig 1. Block diagram ............................................. 3
Fig 2. Alternative block diagram .............................. 5
8. Contents

1. Introduction ......................................................... 3
2. Block diagram...................................................... 3
3. The signals.......................................................... 3
4. The power switch ................................................ 4
5. An alternative approach ..................................... 4
6. Legal information ................................................ 6
   6.1 Definitions ........................................................ 6
   6.2 Disclaimers ...................................................... 6
   6.3 Trademarks ...................................................... 6
7. List of figures ....................................................... 7
8. Contents............................................................... 8