

Order this document by DSP56652UM/D Rev. 0, 04/1999

DSP56652

Baseband Digital Signal Processor User's Manual

Motorola, Incorporated Semiconductor Products Sector 6501 William Cannon Drive West Austin TX 78735-8598



For More Information On This Product, Go to: www.freescale.com



This document contains information on a new product. Specifications and information herein are subject to change without notice.

This manual is one of a set of three documents. Three manuals are required for complete product information: the family manual, the user's manual, and the technical data sheet.

© Copyright Motorola, Inc., 1999. All rights reserved.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support life, or for any other application in which the failure of the Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

Motorola and A are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

All other tradenames, trademarks, and registered trademarks are the property of their respective owners.



Table of Contents

Preface

Chapter 1 Introduction

1.1	DSP56652 Key Features 1-1
1.2	Architecture Overview
1.2.1	MCU
1.2.2	DSP
1.2.3	MCU–DSP Interface

Chapter 2 Signal/Connection Description

2.2 Ground 2-4 2.3 Clock and Phase-Locked Loop 2-5 2.4 External Interface Module 2-6 2.5 Reset, Mode, and Multiplexer Control. 2-7 2.6 Internal Interrupts. 2-8 2.7 Protocol Timer 2-9 2.8 Keypad Port 2-10 2.9 UART. 2-13 2.10 QSPI 2-15 2.11 SCP. 2-16 2.12 SAP 2-16 2.13 BBP 2-18 2.14 MCU Emulation Port 2-18 2.15 Debug Port Control 2-18		
2.3 Clock and Phase-Locked Loop 2-5 2.4 External Interface Module 2-6 2.5 Reset, Mode, and Multiplexer Control. 2-7 2.6 Internal Interrupts. 2-8 2.7 Protocol Timer 2-9 2.8 Keypad Port 2-10 2.9 UART. 2-13 2.10 QSPI. 2-15 2.11 SCP. 2-16 2.12 SAP 2-16 2.13 BBP 2-18 2.14 MCU Emulation Port 2-18 2.15 Debug Port Control 2-18	2.1	Power
2.4 External Interface Module 2-6 2.5 Reset, Mode, and Multiplexer Control. 2-7 2.6 Internal Interrupts. 2-8 2.7 Protocol Timer 2-9 2.8 Keypad Port 2-10 2.9 UART. 2-13 2.10 QSPI 2-15 2.11 SCP. 2-16 2.12 SAP 2-16 2.13 BBP 2-18 2.14 MCU Emulation Port 2-18 2.15 Debug Port Control 2-18	2.2	Ground
2.5 Reset, Mode, and Multiplexer Control. 2-7 2.6 Internal Interrupts. 2-8 2.7 Protocol Timer 2-9 2.8 Keypad Port 2-10 2.9 UART. 2-13 2.10 QSPI. 2-15 2.11 SCP. 2-16 2.12 SAP 2-16 2.13 BBP 2-18 2.14 MCU Emulation Port 2-18 2.15 Debug Port Control 2-18	2.3	Clock and Phase-Locked Loop
2.6 Internal Interrupts. 2-8 2.7 Protocol Timer 2-9 2.8 Keypad Port 2-10 2.9 UART. 2-13 2.10 QSPI. 2-15 2.11 SCP. 2-16 2.12 SAP 2-16 2.13 BBP 2-18 2.14 MCU Emulation Port 2-18 2.15 Debug Port Control 2-18	2.4	External Interface Module
2.7 Protocol Timer 2-9 2.8 Keypad Port 2-10 2.9 UART 2-13 2.10 QSPI 2-15 2.11 SCP 2-16 2.12 SAP 2-16 2.13 BBP 2-18 2.14 MCU Emulation Port 2-18 2.15 Debug Port Control 2-18	2.5	Reset, Mode, and Multiplexer Control
2.8 Keypad Port 2-10 2.9 UART 2-13 2.10 QSPI 2-15 2.11 SCP 2-16 2.12 SAP 2-16 2.13 BBP 2-18 2.14 MCU Emulation Port 2-18 2.15 Debug Port Control 2-18	2.6	Internal Interrupts
2.9 UART. 2-13 2.10 QSPI. 2-15 2.11 SCP. 2-16 2.12 SAP 2-16 2.13 BBP 2-16 2.14 MCU Emulation Port 2-18 2.15 Debug Port Control 2-18	2.7	Protocol Timer
2.10 QSPI. 2-15 2.11 SCP. 2-16 2.12 SAP 2-16 2.13 BBP 2-18 2.14 MCU Emulation Port 2-18 2.15 Debug Port Control 2-18	2.8	Keypad Port
2.11 SCP. 2-16 2.12 SAP 2-16 2.13 BBP 2-18 2.14 MCU Emulation Port 2-18 2.15 Debug Port Control 2-18	2.9	UART
2.12 SAP 2-16 2.13 BBP 2-18 2.14 MCU Emulation Port 2-18 2.15 Debug Port Control 2-18	2.10	QSPI
2.13 BBP 2-18 2.14 MCU Emulation Port 2-18 2.15 Debug Port Control 2-18	2.11	SCP
2.14MCU Emulation Port2-182.15Debug Port Control2-18	2.12	SAP
2.15 Debug Port Control	2.13	BBP
8	2.14	MCU Emulation Port
2.16 JTAG Test Access Port	2.15	Debug Port Control
	2.16	JTAG Test Access Port

Chapter 3

Memory Maps

3.1	MCU Memory Map	3-1
3.1.1	ROM	3-1
3.1.2	RAM	3-2

For More Information On This Product, Go to: www.freescale.com



3.1.3	Memory-Mapped Peripherals 3-3
3.1.4	External Memory Space 3-3
3.1.5	Reserved Memory 3-4
3.2	DSP Memory Map and Descriptions 3-4
3.2.1	X Data Memory
3.2.2	Y Data Memory
3.2.3	Program Memory 3-6
3.2.4	Reserved Memory

Chapter 4 Core Operation and Configuration

4.1	Clock Generation
4.1.1	MCU_CLK
4.1.2	DSP_CLK
4.1.3	Clock and PLL Registers 4-5
4.2	Low Power Modes
4.3	Reset
4.3.1	MCU Reset
4.3.2	DSP Reset
4.4	DSP Configuration
4.4.1	Operating Mode Register
4.4.2	Patch Address Registers 4-14
4.4.3	Device Identification Register 4-15
4.5	I/O Multiplexing
4.5.1	Debug Port and Timer Multiplexing 4-15
4.5.2	DSP Address Visibility

Chapter 5 MCU–DSP Interface

5.1	MDI Memory
5.1.1	DSP-Side Memory Mapping 5-2
5.1.2	MCU-Side Memory Mapping 5-3
5.1.3	Shared Memory Access Contention 5-3
5.1.4	Shared Memory Timing 5-4
5.2	MDI Messages and Control 5-6
5.2.1	MDI Messaging System 5-6
5.2.2	Message Protocols 5-9
5.2.3	MDI Interrupt Sources 5-10
5.2.4	Event Update Timing 5-11



5.2.5	MCU-DSP Troubleshooting 5-11
5.3	Low-Power Modes
5.3.1	MCU Low-Power Modes 5-12
5.3.2	DSP Low-Power Modes
5.3.3	Shared Memory in DSP STOP Mode 5-13
5.4	Resetting the MDI
5.5	MDI Software Restriction Summary 5-15
5.6	MDI Registers
5.6.1	MCU-Side Registers 5-18
5.6.2	DSP-Side Registers 5-25

Chapter 6 External Interface Module

6.1	EIM Signals	6-3
6.2	Chip Select Address Ranges	6-4
6.3	EIM Features	5-4
6.3.1	Configurable Bus Sizing	5-4
6.3.2	External Boot ROM Control	6-5
6.3.3	Bus Watchdog Operation	5-5
6.3.4	Error Conditions	5-7
6.3.5	Displaying the Internal Bus (Show Cycles)	5-7
6.3.6	Programmable Output Generation	5-7
6.3.7	Emulation Port	5-8
6.4	EIM Registers	5-9

Chapter 7 Interrupts

7.1	MCU Interrupt Controller
7.1.1	Functional Overview
7.1.2	Exception Priority
7.1.3	Enabling MCU Interrupt Sources
7.1.4	Interrupt Sources
7.1.5	MCU Interrupt Registers
7.2	DSP Interrupt Controller
7.2.1	DSP Interrupt Sources 7-10
7.2.2	Enabling DSP Interrupt Sources
7.2.3	DSP Interrupt Control Registers
7.3	Edge Port



Chapter 8 Queued Serial Peripheral Interface

8.1	Features
8.1.1	Programmable Baud Rates 8-2
8.1.2	Programmable Queue Lengths and Continuous Transfers
8.1.3	Programmable Peripheral Chip-Selects 8-2
8.1.4	Programmable Queue Pointers
8.1.5	Four Transfer Activation Triggers8-3
8.1.6	Programmable Delay after Transfer 8-3
8.1.7	Loading a Programmable Address at the End of Queue
8.1.8	Pause Enable at Queue Entry Boundaries
8.2	QSPI Architecture
8.2.1	QSPI Pins
8.2.2	Control Registers 8-6
8.2.3	Functional Modules
8.2.4	RAM
8.3	QSPI Operation
8.3.1	Initialization
8.3.2	Queue Transfer Cycle 8-9
8.3.3	Ending a Transfer Cycle 8-10
8.3.4	Breaking a Transfer Cycle 8-10
8.3.5	Halting the QSPI 8-11
8.3.6	Error Interrupts
8.3.7	Low Power Modes
8.4	QSPI Registers and Memory 8-12
8.4.1	QSPI Control Registers 8-13
8.4.2	MCU Transfer Triggers 8-22
8.4.3	Control And Data RAM 8-22
8.4.4	GPIO Registers

Chapter 9 Timers

9.1	Periodic Interrupt Timer	9-1
9.1.1	PIT Operation	9-1
9.1.2	PIT Registers	9-3
9.2	Watchdog Timer	9-4
9.2.1	Watchdog Timer Operation	9-4
9.2.2	Watchdog Timer Registers.	9-6
9.3	GP Timer and PWM	9-6

For More Information On This Product, Go to: www.freescale.com



9.3.1	GP Timer	. 9-7
9.3.2	Pulse Width Modulator	9-11
9.3.3	GP Timer and PWM Registers	9-13

Chapter 10 Protocol Timer

10.1 Protocol Timer Architecture 10-1
10.1.1 Timing Signals and Components 10-3
10.1.2 Event Table
10.1.3 Event Generation 10-4
10.2 PT Operation
10.2.1 Frame Events
10.2.2 Macro Tables
10.2.3 Operating Modes 10-10
10.2.4 Error Detection
10.2.5 Interrupts 10-11
10.2.6 General Purpose Input/Output (GPIO) 10-12
10.3 PT Event Codes 10-13
10.4 PT Registers 10-15
10.4.1 PT Control Registers 10-17
10.4.2 GPIO Registers 10-26
10.5 Protocol Timer Programming Example 10-27

Chapter 11 UART

11.1	UART Definitions	-1
11.2	UART Architecture	-2
11.2.1	Transmitter	-3
11.2.2	Receiver	-3
11.2.3	Clock Generator	-4
11.2.4	Infrared Interface	-4
11.2.5	UART Pins	-4
11.2.6	Frame Configuration	-4
11.3	UART Operation	-5
11.3.1	Transmission	-5
11.3.2	Reception	-5
11.3.3	UART Clocks	-6
11.3.4	Baud Rate Detection (Autobaud)	-6
11.3.5	Low-Power Modes	-7



11.3.6	Debug Mode	1-7
11.4	UART Registers	1-8
11.4.1	UART Control Registers 1	1-9
11.4.2	GPIO Registers	-16

Chapter 12 Smart Card Port

2.1 SCP Architecture	-1
2.1.1 SCP Pins	
2.1.2 Data Communication	-2
2.1.3 Power Up/Down	-3
2.2 SCP Operation	
2.2.1 Activation/Deactivation Control 12-	-3
2.2.2 Clock Generation	-4
2.2.3 Data Transactions 12-	-5
2.2.4 Low Power Modes	-8
2.2.5 Interrupts	.9
2.3 SCP Registers	0
2.3.1 SCP Control Registers 12-1	.1
2.3.2 GPIO 12-1	.6

Chapter 13 Keypad Port

13.1	Keypad Operation 13	3-1
13.1.1	Pin Configuration	3-2
13.1.2	Keypad Matrix Polling 13	3-3
13.1.3	Standby and Low Power Operation 13	3-3
13.1.4	Noise Suppression on Keypad Inputs 13	3-3
13.2	Keypad Port Registers 12	3-4

Chapter 14 Serial Audio and Baseband Ports

14.1	Data and Control Pins	14-3
14.2	Transmit and Receive Clocks	14-3
14.2.1	Clock Sources	14-3
14.2.2	Clock Frequency	14-4
14.2.3	Clock Polarity	14-5
14.2.4	Bit Rate Multiplier (SAP Only)	14-5
14.3	TDM Options	14-6

Motorola



14.3.1	Synchronous and Asynchronous Modes	-6
14.3.2	Frame Configuration	-6
14.3.3	Frame Sync	-7
14.3.4	Serial I/O Flags	-8
14.3.5	TDM Interrupts	-8
14.4	Data Transmission and Reception 14	-9
14.4.1	Data Transmission	-9
14.4.2	Data Reception	11
14.4.3	Data Formats	12
14.5	Software Reset	12
14.6	General-Purpose Timer (SAP Only) 14-7	13
14.7	Frame Counters (BBP Only) 14-7	13
14.8	Interrupts	14
14.9	SAP and BBP Control Registers 14-7	15
14.9.1	SAP and BBP Control Registers 14-	17
14.9.2	GPIO Registers	24

Chapter 15 JTAG Port

Appendix A DSP56652 DSP Bootloader

A.1	Boot Modes	. A-1
A.2	Mode A: Normal MDI Boot	. A-2
A.2.1	Short and Long Messages	. A-2



Message Descriptions
Comments on Normal Boot Mode Usage A-1.
Example of Program Download and Execution
Mode B: Shared Memory Boot A-12
Mode C: Messaging Unit Boot A-10
Bootstrap Program

Appendix B -----

Equates	and	Header	Files	

B .1	MCU Equates.	B-1
B.2	MCU Include File	B-22
B.3	DSP Equates	B-32

Appendix C Boundary Scan Register

C.1	BSR Bit Definitions	. C-1
C.2	Boundary Scan Description Language	. C-4

Appendix D Programmer's Reference

D.1	MCU Instruction Reference Tables	. D-1
D.2	DSP Instruction Reference Tables	. D-7
D.3	MCU Internal I/O Memory Map	D-14
D.4	DSP Internal I/O Memory Map	D-19
D.5	Register Index	D-22
D.6	Acronym Changes	D-26

Appendix E Programmer's Data Sheets



List of Figures

Figure 1-1.	DSP56652 Block Diagram 1-2
Figure 2-1.	Signal Group Organization
Figure 3-1.	MCU Memory Map 3-2
Figure 3-2.	DSP Memory Map
Figure 4-1.	DSP56652 Clock Scheme
Figure 4-2.	DSP PLL and Clock Generator
Figure 4-3.	DSP56652 Reset Circuit
Figure 4-4.	MUX Connectivity Scheme 4-17
Figure 5-1.	MDI Block Diagram
Figure 5-2.	MDI: DSP-Side Memory Mapping 5-2
Figure 5-3.	MDI: MCU-Side Memory Mapping 5-3
Figure 5-4.	MDI Register Symmetry 5-7
Figure 5-5.	MDI Message Exchange
Figure 5-6.	DSP-to-MCU General Purpose Interrupt 5-9
Figure 6-1.	EIM Block Diagram
Figure 6-2.	Example EIM Interface to Memory and Peripherals
Figure 7-1.	MCU Interrupt Controller
Figure 7-2.	Hardware Priority Flowchart
Figure 7-3.	Internal IRQA–D Connection
Figure 7-4.	Edge I/O Pin
Figure 8-1.	QSPI Signal Flow
Figure 8-2.	QSPI Serial Transfer Timing
Figure 9-1.	PIT Block Diagram
Figure 9-2.	PIT Timing Using the PITMR
Figure 9-3.	Watchdog Timer Block Diagram
Figure 9-4.	GP Timer/PWM Clocks
Figure 9-5.	GP Timer Block Diagram



Figure 9-6.	PWM Block Diagram 9-12
Figure 10-1.	Protocol Timer Block Diagram 10-2
Figure 10-2.	Event Table Structure
Figure 10-3.	Frame Table Entry 10-7
Figure 10-4.	Macro Table Entry 10-8
Figure 10-5.	Delay Table Entry 10-9
Figure 11-1.	UART Block Diagram 11-3
Figure 12-1.	Smart Card Port Interface 12-1
Figure 12-2.	SCP: Port Interface and Auto Power Down Logic
Figure 12-3.	SCP: Clocks and Data
Figure 12-4.	SCP Data Formats 12-8
Figure 12-5.	SCP Interrupts
Figure 13-1.	Keypad Port Block Diagram 13-1
Figure 13-2.	Glitch Suppressor Functional Diagram 13-4
Figure 14-1.	SAP Block Diagram 14-2
Figure 14-2.	BBP Block Diagram 14-2
Figure 15-1.	DSP56652 JTAG Block Diagram
Figure 15-2.	DSP56600 Core JTAG Block Diagram 15-3
Figure 15-3.	TAP Controller State Machine 15-5
Figure 15-4.	JTAG Instruction Register 15-5
Figure 15-5.	JTAG Bypass Register 15-10
Figure 15-6.	JTAG ID Register 15-11
Figure A-1.	Short Message Format
Figure A-2.	Long Message Format
Figure A-3.	Format of memory_write.request MessageA-5
Figure A-4.	Format of message_write.response MessageA-6
Figure A-5.	Format of memory_read.request MessageA-7
Figure A-6.	Format of memory_read.response MessageA-8
Figure A-7.	Format of memory_check.request MessageA-9
Figure A-8.	Format of memory_check.request MessageA-10
Figure A-9.	Format of start_application.request MessageA-11



Figure A-10. Format	of invalid_opcode.response Message	A-12
Figure A-11. Mapping	g of DSP Program Memory words to MDI message wo	ordsA-13





List of Tables

Table 2-1.	DSP56652 Signal Functional Group Allocations
Table 2-2.	Power
Table 2-3.	Ground
Table 2-4.	PLL and Clock Signals
Table 2-5.	Address and Data Buses 2-6
Table 2-6.	Bus Control
Table 2-7.	Chip Select Signals
Table 2-8.	Reset, Mode, and Multiplexer Control Signals
Table 2-9.	Interrupt Signals
Table 2-10.	Protocol Timer Output Signals 2-9
Table 2-11.	Keypad Port Signals
Table 2-12.	UART Signals
Table 2-13.	QSPI Signals
Table 2-14.	SCP Signals
Table 2-15.	SAP Signals
Table 2-16.	BBP Signals
Table 2-17.	Emulation Port Signals
Table 2-18.	Debug Control Signals 2-19
Table 2-19.	JTAG Port Signals 2-19
Table 4-1.	MCU and MCU Peripherals Clock Source
Table 4-2.	CKCTL Description
Table 4-3.	PCTL0 Descriptions 4-6
Table 4-4.	PCTL1 Description
Table 4-5.	MCU Peripherals in Low Power Mode
Table 4-6.	DSP Peripherals in Low Power Modes
Table 4-7.	Programmable Power-Saving Features
Table 4-8.	RSR Description



Table 4-9.	OMR Description
Table 4-10.	Patch JUMP Targets 4-14
Table 4-11.	Debug Port Pin Multiplexing 4-16
Table 4-12.	Timer Pin Multiplexing 4-16
Table 4-13.	GPCR Description
Table 4-14.	Pin Function in DSP Address Visibility Mode 4-20
Table 5-1.	MCU MDI Access Timing 5-6
Table 5-2.	MDI Registers and Symmetry 5-7
Table 5-3.	MCU Wake-up Events
Table 5-4.	MDI Reset Sources
Table 5-5.	General Restrictions 5-15
Table 5-6.	DSP-Side Restrictions 5-15
Table 5-7.	MCU-Side Restrictions 5-16
Table 5-8.	MDI Signalling and Control Registers 5-17
Table 5-9.	MCU–DSP Register Correspondence 5-17
Table 5-10.	MCVR Description
Table 5-11.	MCR Description
Table 5-12.	MSR Description
Table 5-13.	MTR1 Description 5-24
Table 5-14.	MTR0 Description 5-24
Table 5-15.	MRR1 Description
Table 5-16.	MRR0 Description
Table 5-17.	DCR Description
Table 5-18.	DSR Description
Table 5-19.	DTR1 Description
Table 5-20.	DTR0 Description
Table 5-21.	DRR1 Description
Table 5-22.	DRR0 Description
Table 6-1.	EIM Signal Description
Table 6-2.	Chip Select Address Range
Table 6-3.	Interface Requirements for Read and Write Cycles



Table 6-4.	SIZ[1:0] Encoding
Table 6-5.	PSTAT[3:0] Encoding
Table 6-6.	CSCRn Description
Table 6-7.	EIMCR Description
Table 6-8.	QDDR Description
Table 6-9.	QPDR Description
Table 7-1.	MCU Interrupt Sources
Table 7-2.	ISR Description
Table 7-3.	NIER/FIER Description
Table 7-4.	NIPR and FIPR Description
Table 7-5.	ICR Description
Table 7-6.	DSP Interrupt Sources
Table 7-7.	Interrupt Source Priorities within an IPL
Table 7-8.	IPRP Description
Table 7-9.	IPRC Description
Table 7-10.	EPPAR Description
Table 7-11.	EPDDR Description
Table 7-12.	EPDR Description
Table 7-13.	EPFR Description
Table 8-1.	Serial Control Port Signals
Table 8-2.	QSPI Register/Memory Summary 8-12
Table 8-3.	SPCR Description
Table 8-4.	QCR Description
Table 8-5.	SPSR Description
Table 8-6.	SCCR Description
Table 8-7.	QSPI Control RAM Description
Table 8-8.	QPCR Description
Table 8-9.	QDDR Description
Table 8-10.	QPDR Description
Table 9-1.	ITCSR Description
Table 9-2.	WCR Description
	, er z - er puoli



-13
-14
-15
-16
-10
-12
-13
-13
-15
-17
-18
-19
-20
-21
-21
-22
-22
-22
-23
-23
-23
-24
-24
-24
-25
-25
-26
-26
-26
1-4
1-7



Table 11-3.	UART Register Summary 11-8
Table 11-4.	URX Description 11-9
Table 11-5.	UTX Description 11-10
Table 11-6.	UCR1 Description 11-11
Table 11-7.	UCR2 Description 11-13
Table 11-8.	UBRGR Description
Table 11-9.	USR Description
Table 11-10.	UTS Description 11-15
Table 11-11.	UPCR Description 11-16
Table 11-12.	UDDR Description
Table 11-13.	UPDR Description 11-16
Table 12-1.	SCP Register Summary 12-10
Table 12-2.	SCPCR Description 12-11
Table 12-3.	SCACR Description 12-12
Table 12-4.	SCPIER Description
Table 12-5.	SCPSR Description 12-14
Table 12-6.	SCPDR Description 12-15
Table 12-7.	SCP Pin GPIO Bit Assignments 12-16
Table 12-8.	SCPPCR Description 12-16
Table 13-1.	Keypad Port pull-up Resistor Control 13-2
Table 13-2.	Keypad Port Register Summary 13-4
Table 13-3.	KPCR Description 13-5
Table 13-4.	Generic Description
Table 13-5.	KDDR Description
Table 13-6.	KPDR Description 13-6
Table 14-1.	SAP and BBP Pins 14-3
Table 14-2.	SAP/BBP Clock Sources
Table 14-3.	Frame Configuration 14-6
Table 14-4.	SAP and BBP Interrupts
Table 14-5.	Serial Audio Port Register Summary 14-15
Table 14-6.	Baseband Port Register Summary 14-16



Table 14-7.	SAP/BBP CRA Description 14-18
Table 14-8.	SAP/BBP CRB Description 14-19
Table 14-9.	SAP/BBP CRC Description 14-21
Table 14-10.	SAP/BBP Status Register Description 14-22
Table 14-11.	SAP/BBP PDR Description 14-24
Table 14-12.	SAP/BBP DDR Description
Table 14-13.	SAP/BBP PCR Description 14-25
Table 15-1.	DSP JTAG Pins 15-4
Table 15-2.	JTAG Instructions 15-6
Table 15-3.	Entering MCU OnCE Mode 15-13
Table 15-4.	Releasing the MCU and DSP from Debug Modes 15-14
Table A-1.	DSP56652 Boot Modes A-2
Table A-2.	Message Summary A-4
Table A-3.	XYP Field
Table C-1.	BSR Bit Definitions
Table D-1.	MCU Instruction Set SummaryD-1
Table D-2.	MCU Instruction Syntax NotationD-6
Table D-3.	MCU Instruction Opcode NotationD-6
Table D-4.	DSP Instruction Set SummaryD-7
Table D-5.	Program Word and Timing SymbolsD-13
Table D-6.	Condition Code Register (CCR) Symbols D-13
Table D-7.	Condition Code Register NotationD-13
Table D-8.	MCU Internal I/O Memory Map D-14
Table D-9.	DSP Internal I/O Memory Map D-19
Table D-10.	Register Index
Table D-11.	DSP56652 Acronym Changes D-26
Table E-1.	List of Programmer's Sheets E-1



List of Examples

Example 5-1. Program Loop That Stalls MCU Access to Shared Memory 5-4
Example 5-2. Program Loop With No Stall
Example 5-3. Dummy Event to Allow MCU to Track DSP Power Mode Change 5-13
Example 11-1.UART Baud Error Calculation 11-6
Example A-1.Normal Boot
Example A-2.Shared Memory BootA-15
Example A-3.Messaging Unit BootA-16





Preface

This section provides information on the data conventions used in this manual, as well as a list of complete product documentation.

Conventions

The following conventions are used in this manual:

- Bits within registers are always listed from most significant bit (MSB) to least significant bit (LSB).
- 1 byte = 8 bits
 1 halfword = 16 bits = 2 bytes
 1 word = 32 bits = 4 bytes
- Bits within a register are indicated AA[n:0] when more than one bit is involved in a description. For purposes of description, the bits are presented as if they were contiguous within a register, regardless of their actual physical locations in a register.
- All bits in a register are read/write unless otherwise noted.
- When a bit is described as "set," its value is 1. When a bit is described as "cleared," its value is 0.
- Register bits that are unused or reserved for future use are read as 0 and should be written with 0 to ensure future compatibility. In the register descriptions, each of these bits is indicated with a shaded box (
- The word "reset" is used in three different contexts in this manual:
 - There is a reset instruction that is always written as "RESET".
 - In lower case, "reset" refers to the reset function. A leading capital letter is used as grammar dictates.
 - "Reset" refers to the Reset state.
- The word "pin" is a generic term for any pin on the chip. Because of on-chip pin multiplexing, more than one signal may be present on any given pin.
- Pins or signals that are asserted low (made active when pulled to ground) have an overbar over their name; for example, the $\overline{SS0}$ pin is asserted low.



• Hex values are indicated with a dollar sign (\$) preceding the hex value as follows: X:\$FFFF is the X memory address for the Interrupt Priority Register—Core (IPR-C).

Code examples are displayed in a monospaced font, as shown in Example 1.

Example 1. Code Example				
BFSET #\$0007,X:PCC	; Configure: line 1 ; MISOO, MOSIO, SCKO for SPI masterline 2 ; ~SSO as PC3 for GPIO line 3			

- In code examples, the names of pins or signals that are asserted low are preceded by a tilde. In the previous example, line 3 refers to the SSO pin (shown as ~sso).
- The word "assert" means that a high true (active high) signal is pulled high to V_{CC} or that a low true (active low) signal is pulled low to ground. The word "deassert" means that a high true signal is pulled low to ground or that a low true signal is pulled high to V_{CC} . These conventions are summarized in Table 1.

Signal/Symbol	Logic State	Signal State	Voltage
PIN	True	Asserted	Ground ¹
PIN	False	Deasserted	V _{CC} ²
PIN	True	Asserted	V _{CC}
PIN	False	Deasserted	Ground

Table 1. Signal States

1. Ground is an acceptable low-voltage level. See the appropriate data sheet for the range of acceptable low-voltage levels (typically a TTL logic low).

2. V_{CC} is an acceptable high-voltage level. See the appropriate data sheet for the range of acceptable high-voltage levels (typically a TTL logic high).

Documentation

This manual (DSP56652UM/D) is one of a set of five documents that provides complete product information for the DSP56652. The other four documents include the following:

- *M*•*CORE Reference Manual* (MCORERM/AD)
- MMC2001 Reference Manual (MMC2001M/AD
- DSP56600 Family Manual (DSP56600FM/AD)
- DSP56652 Technical Data Sheet (DSP56652/D)



Chapter 1 Introduction

Motorola designed the ROM-based DSP56652 to support the rigorous demands of the cellular subscriber market. The high level of on-chip integration in the DSP56652 minimizes application system design complexity and component count, resulting in very compact implementations. This integration also yields very low power consumption and cost-effective system performance. The DSP56652 chip combines Motorola's 32-bit M•CORETM MicroRISC Engine and the DSP56600 Digital Signal Processor (DSP) core with on-chip memory, a protocol timer, and custom peripherals to provide a single-chip cellular base-band processor. A block diagram of the 56652 is shown in Figure 1-1.

1.1 DSP56652 Key Features

The following list summarizes the key features of the DSP56652.

- M•CORE (MCU) core
 - 32-bit load/store M•CORE RISC architecture
 - Fixed 16-bit instruction length
 - 16-entry 32-bit general-purpose register file
 - 32-bit internal address and data buses
 - Efficient four-stage, fully interlocked execution pipeline
 - Single-cycle execution for most instructions, two cycles for branches and memory accesses
 - Special branch, byte, and bit manipulation instructions
 - Support for byte, halfword, and word memory accesses
 - Fast interrupt support via vectoring/auto-vectoring and a 16-entry dedicated alternate register file



DSP56652 Key Features




Figure 1-1. DSP56652 Block Diagram

- DSP core
 - DSP56600 architecture
 - Single-cycle arithmetic instructions
 - Fully pipelined 16 × 16-bit parallel multiply accumulator (MAC)
 - Two 40-bit accumulators including extension bits
 - 40-bit parallel barrel shifter
 - Highly parallel instruction set with unique DSP addressing modes
 - Position-independent code support
 - Nested hardware DO loops



- Fast auto-return interrupts
- On-chip support for software patching and enhancements
- Real-time trace capability via external address bus
- On-chip memory
 - 4K × 32-bit MCU ROM
 - 512 × 32-bit MCU RAM
 - 48K × 24-bit DSP program ROM
 - 512 × 24-bit DSP program RAM
 - 10K × 16-bit DSP X data ROM
 - 10K × 16-bit DSP Y data ROM
 - (7+1)K × 16-bit X data RAM
 - 6K × 16-bit Y data RAM
- On-chip peripherals
 - Fully programmable phase-locked loop (PLL) for DSP clock generation
 - External interface module (EIM) for glueless system integration
 - External 22-bit address and 16-bit data MCU buses
 - 32-source MCU interrupt controller
 - Intelligent MCU/DSP interface (MDI) with 1K × 16-bit dual-port RAM as well as messaging status and control unit
 - Serial audio codec port (SAP)
 - Serial baseband codec port (BBP)
 - Protocol timer frees the MCU from radio channel timing events
 - Queued serial peripheral interface (QSPI)
 - Keypad port capable of scanning up to an 8×8 matrix keypad
 - General-purpose MCU and DSP timers
 - Pulse width modulation (PWM) output
 - Universal asynchronous receiver/transmitter (UART) with FIFO
 - IEEE 1149.1-compliant boundary scan JTAG test access port (TAP)
 - Integrated DSP/MCU On-Chip Emulation (OnCE™) module
 - DSP program address bus visibility mode for system development
 - ISO 7816-compatible smart card port

- Operating features
 - Comprehensive static and dynamic power management
 - MCU operating frequency: DC to 16.8 MHz at 1.8 V
 - DSP operating frequency: DC to 58.8 MHz at 1.8 V
 - Internal operating voltage range: 1.8-2.5 V with 3.1 V-tolerant I/O
 - Operating temperature: -40° to 85°C ambient
 - Package option: 15 × 15 mm, 196-lead PBGA

1.2 Architecture Overview

The DSP56652 combines the control and I/O capability of the M•CORE MCU with the data processing power of the DSP56600 core to provide a complete system solution for a cellular baseband system. The DSP subsystem has a closed architecture, meaning that all DSP memory is contained on the device and the DSP address and data buses do not appear external to the device. The MCU subsystem provides both on-chip memory and an external bus interface. Both processors provide external interrupt pins.

The two cores communicate through the MDI, which includes a block of dual-access RAM.

Each core generates its own independent clock, and the DSP core contains a PLL as part of its clock generation subsystem. Each processor and its associated peripherals have several low-power standby modes.

A single JTAG port is shared by the two cores for debug and test purposes. The JTAG port is integrated with on-chip emulation modules for both the MCU and the DSP, providing a non-intrusive way to interact with the processors and their peripherals and memory. The MCU has additional external debug pins for in-circuit emulation. The DSP program address bus is multiplexed on other DSP56652 pins.

The pins associated with most peripherals can be programmed individually to function as general-purpose input/output signals (GPIO) if their primary functions are not required. (The exceptions are the MCU pulse width modulator and general-purpose timer, which have no GPIO capability, and the SmartCard Port (SCP), whose five pins must all function either as SCP pins or GPIO (i.e., cannot be individually programmed).

1.2.1 MCU

This section describes the MCU core, peripherals, and memory.



1.2.1.1 Core Description

The M•CORE MCU utilizes a four-stage pipeline for instruction execution. The instruction fetch, instruction decode/register file read, execute, and register write-back stages operate in an overlapped fashion, allowing most instructions to execute in a single clock cycle. Sixteen general-purpose registers are provided for source operands and instruction results.

The execution unit consists of a 32-bit arithmetic/logic unit (ALU), a 32-bit barrel shifter, a find-first-one unit (FFO), result feed-forward hardware, and miscellaneous support hardware for multiplication and multiple register loads and stores. Arithmetic and logical operations are executed in a single cycle with the exception of the multiply and divide instructions. The FFO unit operates in a single clock cycle.

The program counter unit contains a PC incrementer and a dedicated branch address adder to minimize delays during change-of-flow operations. Memory load and store operations are provided for byte, halfword, and word (32-bit) data with automatic zero extension of byte and halfword load data. These instructions can execute in two clock cycles. Load and store multiple register instructions allow low overhead context save and restore operations.

A single condition code/carry (C) bit is provided for condition testing and to implement arithmetic and logical operations greater than 32 bits. A 16-entry alternate register file is provided to minimize exception processing overhead, and the CPU supports both vectored and auto-vectored interrupts.

The user programming model contains the program counter, sixteen 32-bit generalpurpose registers, and the carry bit. A separate supervisor mode is provided for exception processing. The supervisor programming model includes all of the user registers plus an additional sixteen 32-bit general-purpose registers, 12 control registers, and 5 scratch registers.

For a complete description of M•CORE architecture, refer to the M•CORE Reference Manual.

1.2.1.2 MCU-Side Peripherals

The MCU-side peripherals for the DSP56652 support a variety of I/O functions, including radio channel timing, signal generation, periodic interrupts, smart card interface, LCD displays, and key pads.

- A keypad port supports up to 8 rows and 8 columns.
- The **QSPI** enables serial communication to multiple peripheral devices through a single port.



Architecture Overview

- The **SCP** provides user information to an external device through a smart card port.
- A UART connects to a modem or another computer.
- An edge I/O port enables up to eight external interrupts.
- An interrupt controller prioritizes up to 32 peripheral interrupts.
- Four timers are provided, including
 - a **periodic interval timer** to generate periodic interrupts
 - a watchdog timer to protect against system failure
 - a **pwm** and **general-purpose timer** to generate custom signals
 - a protocol timer with TDMA counters for radio channel control, event scheduling, QSPI triggers or generating interrupts to either core.
- MCU **OnCE** facilitates test and debug.

1.2.1.3 MCU-Side Memory

All MCU memory is 32 bits (1 word) wide. On-chip MCU memory includes 512 words of RAM and 4K words of ROM. In addition, the EIM provides a 22-bit address/16-bit data bus with control signals to access external memory. Programmable timing on this bus allows the use of a wide range of memory devices. As many as six external memory banks can be connected.

1.2.2 DSP

This section describes the DSP core, peripherals, and memory.

1.2.2.1 Core Description

The DSP56600 core contains a data arithmetic logic unit, an address generation unit, a program control unit, and program patch logic.

1.2.2.1.1 Data Arithmetic Logic Unit

The data arithmetic logic unit (ALU) performs all data arithmetic and logical operations in the DSP core. The components of the data ALU include the following:

- Four 16-bit input general purpose registers: X1, X0, Y1, and Y0
- A parallel, fully pipelined MAC
- Six data ALU registers (A2, A1, A0, B2, B1, and B0) that are concatenated into two general-purpose, 40-bit accumulators, A and B
- An accumulator shifter that is an asynchronous parallel shifter with a 40-bit input and a 40-bit output





- A bit field unit (BFU) with a 40-bit barrel shifter
- Two data bus shifter/limiter circuits

The data ALU registers can be read or written over the X data bus (XDB) and the Y data bus (YDB) as 16- or 32-bit operands. The source operands for the data ALU, which can be 16, 32, or 40 bits, always originate from data ALU registers. The results of all data ALU operations are stored in an accumulator.

A seven-stage pipeline executes one instruction per clock cycle. The destination of every arithmetic operation can be used as a source operand for the immediate following operation without penalty.

The MAC unit comprises the main arithmetic processing unit of the DSP core and performs all of the calculations on data operands. For arithmetic instructions, the unit accepts as many as three input operands and outputs one 40-bit result, formatted as Extension:Most Significant Product:Least Significant Product (EXT:MSP:LSP).

The multiplier executes 16-bit \times 16-bit, parallel, fractional multiplies, between two'scomplement signed, unsigned, or mixed operands. The 32-bit product is right-justified and added to the 40-bit contents of either the A or B accumulator. A 40-bit result can be stored as a 16-bit operand. The LSP can either be truncated or rounded into the MSP. Rounding is performed if specified.

1.2.2.1.2 Address Generation Unit

The address generation unit (AGU) performs the effective address calculations using integer arithmetic necessary to address data operands in memory and contains the registers used to generate the addresses. It implements four types of arithmetic: linear, modulo, multiple wrap-around modulo, and reverse-carry. The AGU operates in parallel with other chip resources to minimize address-generation overhead.

The AGU is divided into two halves, each with its own address ALU. Each address ALU has four sets of register triplets, and each register triplet is composed of an address register, an offset register, and a modifier register. The two address ALUs are identical. Each contains a 16-bit full adder (referred to as an offset adder).

A second full adder (referred to as a modulo adder) adds the summed result of the first full adder to a modulo value that is stored in its respective modifier register. A third full adder (called a reverse-carry adder) is also provided.

The offset adder and the reverse-carry adder are in parallel and share common inputs. The only difference between them is that they carry propagates in opposite directions. Test logic determines which of the three summed results of the full adders is output.



Semiconductor, Inc.

reescale

Each address ALU can update one address register from its respective address register file during one instruction cycle. The contents of the associated modifier register specifies the type of arithmetic to be used in the address register update calculation. The modifier value is decoded in the address ALU.

1.2.2.1.3 Program Control Unit

The program control unit (PCU) performs instruction prefetch, instruction decoding, hardware DO loop control and exception processing. The PCU implements a seven-stage pipeline and controls the different processing states of the DSP core. The PCU consists of three hardware blocks:

- program decode controller (PDC)
- program address generator (PAG)
- program interrupt controller (PIC)

The PDC decodes the 24-bit instruction loaded into the instruction latch and generates all signals necessary for pipeline control. The PAG contains all the hardware needed for program address generation, system stack and loop control. The PIC arbitrates among all interrupt requests and generates the appropriate interrupt vector address.

The PCU implements its functions using the following registers:

- PC—Program Counter register
- SR—Status Register
- LA-Loop Address register
- LC-Loop Counter register
- VBA-Vector Base Address register
- SZ—Size register
- SP—Stack Pointer
- OMR-Operating Mode Register
- SC—Stack Counter register

The PCU also includes a hardware System Stack (SS).

1.2.2.1.4 Program Patch Logic

The program patch logic (PPL) block provides a way to adjust program code in the onchip ROM without generating a new mask. Implementing the code correction is done by replacing a piece of ROM-based code with a patch program stored in RAM. The PPL consists of four patch address registers (PAR0–PAR3) and four patch address



comparators. Each PAR points to a starting location in the ROM code where the program flow is to be changed. The PC register in the PCU is compared to each PAR. When an address of a fetched instruction is identical to an address stored in one of the PARs, the program data bus is forced to a corresponding JMP instruction, replacing the instruction that otherwise would have been fetched from the ROM.

1.2.2.2 DSP-Side Peripherals

The DSP-side peripherals for the DSP56652 are primarily targeted at handling baseband and audio processing.

- Two improved synchronous serial ports connect to external codecs to process received baseband information.
 - The SAP connects to a standard audio codec. This port also provides a generalpurpose timer.
 - The **BBP** connects to a standard RF/IF codec.
- DSP **OnCE** facilitates test and debug.

1.2.2.3 DSP-Side Memory

All DSP memory is contained on-chip. DSP program memory is 24 bits wide, while data memory is 16 bits (1 halfword) wide. Program ROM is 48K by 24-bits, and program RAM is 512 by 24-bits. Data memory is organized into two separate areas, X and Y, each accessed by its own address and data buses. X and Y data ROM are 10K by 16 bits each. X data RAM is 7K by 16 bits, and Y data RAM is 6K by 16 bits. In addition, 1K of X data memory space serves as dual-port RAM for the MDI.

1.2.3 MCU–DSP Interface

The MDI provides a way for the MCU and DSP cores to communicate with each other. It contains a message and control unit as well as 1K × 16-bit dual-ported RAM.



1-10

DSP56652 User's Manual




Chapter 2 Signal/Connection Description

The DSP56652 input and output signals are organized into functional groups in Table 2-1 below and in Figure 2-1 on page 2-2. Many of the pins in the DSP56652 have multiple functions. In Table 2-1, pin function is described to reflect primary pin function. Subsequent tables in this section are named for these primary functions and provide full descriptions of all signals on the pins.

Functional Group Power (V _{CCX}) Function-specific ground (GND _X) General ground (GND) PLL and clocks		Number of Signals	Detailed Description Table 2-2 Table 2-3 Table 2-3				
		20 17 20 5					
				External Interface Module (EIM)	Address bus	22	Table 2-5
					Data bus	16	
					Bus control	4	Table 2-6
Chip selects	6	Table 2-7					
Reset, mode, and multiplexer control		5	Table 2-8				
External interrupts		9	Table 2-9				
Protocol Timer		8	Table 2-10				
Keypad port		16	Table 2-11				
UART		4	Table 2-12				
Queued Serial Peripheral Interface (QSPI)		8	Table 2-13				
Smart Card Port (SCP)		5	Table 2-14				
Serial Audio Codec Port (SAP)		6	Table 2-15				
Baseband Codec Port (BBP)		6	Table 2-16				
Development & Test	Emulation port	6	Table 2-17				
	Debug control port	2	Table 2-18				
	JTAG test access port (TAP)	6	Table 2-19				

Table 2-1. DSP56652 Signal Functional Group	Allocations
---	-------------







DSP56652 User's Manual



2.1 Power

The DSP56652 power pins are listed in Table 2-2.

Table 2-2.	Power
------------	-------

Power Signals	Description				
V _{CCA}	Address bus power-Lines C1 and F1 supply isolated power to the address bus drivers.				
V _{CCB}	SIM power—Line L8 supplies isolated power for the smart card I/O drivers.				
V _{CCC}	Bus control power—Line L3 supplies power to the bus control logic.				
V _{CCD}	Data bus power—These lines supply power to the data bus.				
V _{CCE}	Audio codec port power—This line supplies power to audio codec I/O drivers.				
V _{CCF}	Clock output power —This line supplies a quiet power source for the CKOUT output. Ensure that the input voltage to this line is well-regulated and uses an extremely low impedance path to tie to the V _{CC} power rail. Use a 0.1 μ F bypass capacitor located as close as possible to the chip package to connect between the V _{CCF} line and the GND _F line.				
V _{CCG}	GPIO power —This line supplies power to the GPIO, keypad, data port, interrupts, STO, and JTAG I/O drivers.				
V _{CCH}	Baseband codec and timer power —This line supplies power to the baseband codec and Timer I/O drivers.				
V _{CCHQ}	Quiet power high —These lines supply a quiet power source to the pre-driver voltage converters. This value should be equal to the maximum value of the power supplies of the chip I/O drivers (i.e., the maximum of V_{CCA} , V_{CCB} , V_{CCC} , V_{CCD} , V_{CCE} , V_{CCF} , V_{CCG} , V_{CCH} , and V_{CCK}).				
V _{CCK}	Emulation port power—This line supplies power to the emulation port I/O drivers.				
V _{CCP}	Analog PLL circuit power —This line is dedicated to the analog PLL circuits and must remain noise-free to ensure stable PLL frequency and performance. Ensure that the input voltage to this line is well-regulated and uses an extremely low impedance path to tie to the V _{CC} power and. Use a 0.1 μ F capacitor and a 0.01 μ F capacitor located as close as possible to the chip package to connect between the V _{CCP} line and the GND _P and GND _{P1} lines.				
V _{CCQ}	Quiet power —These lines supply a quiet power source to the internal logic circuits. Ensure that the input voltage to this line is well-regulated and uses an extremely low impedance path to tie to the V _{CC} power rail. Use a 0.1 μ F bypass capacitor located as close as possible to the chip package to connect between the V _{CCQ} lines and the GND _Q lines.				



2.2 Ground

The DSP56652 ground pins are listed in Table 2-3.

Table 2-3.	Ground
------------	--------

Ground Signals	Description
GND _A	Address bus ground—These lines connect system ground to the address bus.
GND _B	SIM ground—These lines connect system ground to the smart card bus.
GND _C	Bus control ground—This line connects ground to the bus control logic.
GND _D	Data bus ground—These lines connect system ground to the data bus.
GND _E	Audio codec port ground—These lines connect system ground to the audio codec port.
GND _F	Clock output ground —This line supplies a quiet ground connection for the clock output drivers.
GND _G	GPIO ground —These lines connect system ground to GPIO, keypad, data port, interrupts, STO, and JTAG I/O drivers.
GND _H	Baseband codec and timer ground —These lines connect system ground to the baseband codec and timer I/O drivers.
GND _K	Emulation port ground —These lines connect system ground to the emulation port I/O drivers.
GND _P	Analog PLL circuit ground —This line supplies a dedicated quiet ground connection for the analog PLL circuits.
GND _{P1}	Analog PLL circuit ground—This line supplies a dedicated quiet ground connection for the analog PLL circuits.
GND _Q	Quiet ground—These lines supply a quiet ground connection for the internal logic circuits.
GND	Substrate ground—These lines must be tied to ground.



2.3 Clock and Phase-Locked Loop

The pins controlling DSP56652 clocks and PLL are listed in Table 2-4.

Signal Name	Туре	Reset State	Signal Description	
СКІН	Input	Input	High frequency clock input —This input can be connected to either a CMOS square wave or sinusoid clock source.	
CKIL	Input	Input	Low frequency clock input —This input should be connected to a square wave with a frequency less than or equal to CKIH. This is the default input clock after reset.	
СКО	Output	Driven low	DSP/MCU output clock —This signal provides an output clock synchronized to the DSP or MCU core internal clock phases, according the selected programming option. The choices of clock source and enabling/disabling the output signal are software selectable.	
СКОН	Output	Driven low	High frequency clock output —This signal provides an output clock derived from the CKIH input. This signal can be enabled or disabled by software.	
PCAP	Input/ Output	Indeterminate	PLL capacitor—This signal is used to connect the required external filter capacitor to the PLL filter.	

Table 2-4. PLL and Clock Signals
--



2.4 External Interface Module

The bus, bus control, and chip select signals of the EIM are listed in Table 2-5, Table 2-6, and Table 2-7 respectively.

Signal Name	Туре	Reset State	Signal Description
A0–A21	Output	Driven low	Address bus —These signals specify the address for external memory accesses. If there is no external bus activity, A0–A21 remain at their previous values to reduce power consumption.
D0–D15	Input/ Output	Input	Data bus —These signals provide the bidirectional data bus for external memory accesses. They remain in their previous logic state when there is no external bus activity to reduce power consumption.

Signal Name	Туре	Reset State	Signal Description	
R/W	Output	Driven high	Read/Write —This signal indicates the bus access type. A high signal indicates a bus read. A low signal indicates a write to the bus. This signal can also be used as a memory write enable (WE) signal. When accessing a peripheral chip, the signal acts as a read/write.	
EBO	Output	Driven high	Enable Byte 0 —When driven low, this signal indicates access to data byte 0 (D8–D15) during a read or write cycle. This pin may also act as a write byte enable, if so programmed. This output is used when accessing 8-bit wide SRAM.	
EB1	Output	Driven high	Enable Byte 1 —When driven low, this signal indicates access to data byte 1 (D0–D7) during a read or write cycle. This pin may also act as a write byte enable, if so programmed. This output is used when accessing 8-bit wide SRAM.	
ŌĒ	Output	Driven high	Bus select —When driven low, this signal indicates that the current bus access is a read cycle and enables slave devices to drive the data bus with a read.	

Table 2-7. Chip Select Signals

Signal Name	Туре	Reset State	Signal Description
CS0	Output	Chip-driven	Chip Select 0 —This signal is asserted low based on the decode of the internal address bus bits A[31:24] and is typically used as the external flash memory chip select. After reset, accesses using CS0 have a default of 15 wait states.
CS1-CS4	Output	Driven high	Chip Selects 1–4 —These signals are asserted low based on the decode of the internal address bus bits A[31:24] of the access address. When not configured as chip selects, these signals become general purpose outputs (GPOs). After reset, these signals are GPOs that are driven high.
CS5	Output	Driven low	Chip Select 5 —This signal is asserted high based on the decode of the internal address bus bits A[31:24] of the access address. When not configured as a chip select, this signal functions as a GPO. After reset, this signal is a GPO that is driven low.



2.5 Reset, Mode, and Multiplexer Control

The reset, mode select, and multiplexer control pins are listed in Table 2-8.

Signal Name	Туре	Reset State	Signal Description		
RESET_IN	Input	Input	Reset Input —This signal is an active low Schmitt trigger input that provides a reset signal to the internal circuitry. The input is valid if it is asserted for at least three CKIL clock cycles.		
			Note: If MUX_CTL is held high, the RTS signal of the serial data port (UART) becomes the RESET_IN input line. (See Table 2-12 on page 2-13.)		
RESET_OUT	Output	Pulled low	 Reset Output—This signal is asserted low for at least seven CKIL clock cycles under any one of the following three conditions: RESET_IN is pulled low for at least three CKIL clock cycles The alternate RESET_IN signal is enabled by MUX_CTL and is pulled low for at least three CKIL clock cycles The watchdog count expires. This signal is asserted immediately after the qualifier detects a valid RESET_IN signal, remains asserted during RESET_IN assertion, and is stretched for at least seven more CKIL clock cycles after RESET_IN is deasserted. Three CKIL clock cycles before RESET_OUT is deasserted, the MCU boot mode is latched from the MOD signal. 		
MOD	Input	Input	 Mode Select—This signal selects the MCU boot mode during hardware reset. It should be driven at least four CKIL clock cycles before RESET_OUT is deasserted. MOD driven high—MCU fetches the first word from internal MCU ROM. MOD driven low—MCU fetches the first word from external flash memory. 		
MUX_CTL	Input	Input	Multiplexer Control —This input allows the designer to select an alternate set of pins to be used for RESET_IN, the debug control port signals, and the JTAG signals as follows:		
			Normal Alternate (MUX_CTL low) (MUX_CTL high)		
			Interrupt signals	INT6/STDA/DSR	TRST
			(See Table 2-9)	INT7/SRDA/DTR/SCLK	TMS
			Keypad signals	ROW6/SC2A/DCD	DSP_DE
			(See Table 2-11)	ROW7/SCKA/RI	ТСК
			Serial Data Port	TxD	TDO
			(UART) signals	RxD/IC1	TDI
			(See Table 2-12)	RTS/IC2A	RESET_IN
				CTS	MCU_DE
STO	Output	Chip driven	Soft Turn Off-This	is a GPO pin. Its logic state is	not affected by reset



Internal Interrupts

2.6 Internal Interrupts

With the exception of alternate signal functions $\overline{\text{TRST}}$, TMS, and $\overline{\text{DSP}_{\text{IRQ}}}$, the signals described in Table 2-9 are GPIO when not programmed otherwise, and default as general-purpose inputs (GPI) after reset.

Signal Name	Туре	Reset State	Signal Description	
INTO-INT5	Input or Output	Input	Interrupts 0–5¹ —These signals can be programmed as interrupt inputs or GPIO signals. As interrupt inputs, they can be programmed to be level sensitive, positive edge-triggered, or negative edge-triggered.	
Normal-MUX	_CTL drive	en low		
INT6	Input or Output	Input	Interrupt 6 ¹ —When selected, this signal can be programmed as an interrupt input or a GPIO signal. As an interrupt input, it can be programmed to be level sensitive, positive edge-triggered, or negative edge-triggered.	
STDA	Output		Audio Codec Serial Transmit Data (alternate)—When programmed as STDA, this signal transmits data from the serial transmit shift register in the serial audio codec port.	
			Note: When this signal functions as STDA, the primary STDA signal is disabled. (See Table 2-15 on page 2-16.)	
DSR	Output		Data Set Ready —When programmed as GPIO output, this signal can be used as the $\overline{\text{DSR}}$ output for the serial data port. (See Table 2-12.)	
Alternate-MU	IX_CTL dr	iven high		
TRST	Input	Input	Test Reset (alternate) —When selected, this signal acts as the TRST input for the JTAG test access port (TAP) controller. The signal is a Schmitt trigger input that asynchronously initializes the JTAG test controller when asserted.	
			Note: When this signal is enabled, the primary TRST signal is disconnected from the TAP controller. (See Table 2-19 on page 2-19.)	

Table 2-9.	Interrupt Signals
------------	-------------------



Signal Name	Туре	Reset State	Signal Description	
Normal—MUX_CTL driven low				
INT7 ⁻	Input or Output	Input	Interrupt 7¹ —When selected, this signal can be programmed as an interrupt input or a GPIO signal. As an interrupt input, it can be programmed to be level sensitive, positive edge-triggered, or negative edge-triggered.	
SRDA	Input		Audio Codec Serial Receive Data (alternate)—When programmed as SRDA, this signal receives data into the serial receive shift register in the serial audio codec port.	
			Note: When this signal is used as SRDA, the primary SRDA signal is disabled. (See Table 2-15 on page 2-16.)	
DTR	Input		Data Terminal Ready —When programmed as GPIO, this signal is used as the DTR positive and negative edge-triggered interrupt input for the serial data port. (See Table 2-12 on page 2-13.)	
SCLK	Input		Serial Clock –This signal provides the input clock for the serial data port (UART). (See Table 2-12 on page 2-13.)	
Alternate-MU	IX_CTL dri	iven high		
TMS	Input	Input	Test Mode Select (alternate)—This signal is the TMS input for the JTAG test access port (TAP) controller. TMS is used to sequence the TAP controller state machine. It is sampled on the rising edge of TCK	
			Note: When this signal is enabled, the primary TMS signal is disconnected from the TAP controller. See Table 2-19 on page 2-19	
DSP_IRQ	Input	Input	DSP External Interrupt Request —This active low Schmitt trigger input can be programmed as a level-sensitive or negative edge-triggered maskable interrupt request input during normal instruction processing. If the DSP is in the STOP state and DSP_IRQ is asserted, the DSP exits the STOP state.	

1. As Schmitt trigger interrupt inputs, these signals can be programmed to be level sensitive, positive edge-triggered, or negative edge-triggered. An edge-triggered interrupt is initiated when the input signal reaches a particular voltage level, regardless of the rise or fall time. However, as signal transition time increases, the probability of noise generating extraneous interrupts also increases.

2.7 Protocol Timer

Table 2-10 describes the eight Protocol Timer signals.

Name	Туре	Reset State	Signal Description
TOUT0– TOUT7	Input or Output	Input	Timer Outputs 0–7 —These timer output signals can also be configured as GPIO. The default function after reset is GPI.

Table 2-10.	Protocol Tir	ner Output	Signals



Keypad Port

2.8 Keypad Port

With the exception of alternate signal functions DSP_DE and TCK, the signals described in Table 2-11 are GPIO when not programmed otherwise and default as GPI after reset.

Signal Name	Туре	Reset State	Signal Description	
COL0-COL5	Input or Output	Input	Column Strobe 0–5 —As keypad column strobes, these signals can be programmed as regular or open drain outputs.	
COL6	Input or Output	Input	Column Strobe 6 —As a keypad column strobe, this signal can be programmed as regular or open drain output.	
OC1	Output		MCU Timer Output Compare 1 —This signal is the MCU timer output compare 1 signal.	
			Programming of this signal function is performed using the general port control register and the keypad control register.	
COL7	Input or Output	Input	Column Strobe 7 —As a keypad column strobe, this signal can be programmed as regular or open drain output.	
PWM	Output		PWM Output	
			Note: Programming of this signal function is performed using the general port control register and the keypad control register.	
ROW0– ROW4	Input or Output	Input	Row Sense 0–4 —These signals function as keypad row senses.	
ROW5	Input or Output	Input	Row Sense 5 —This signal functions as a keypad row sense.	
IC2	Input		MCU Timer Input Capture 2 —This signal is the input capture for the MCU input capture 2 timer.	
			Note: Programming of this signal function is performed using the general port control register.	

Table 2-11. Keypad Port Signals



			Reypad i on olgitalo (continued)	
Signal Name	Туре	Reset State	Signal Description	
Normal-MUX	_CTL driv	en low		
ROW6	Input or Output	Input	Row Sense 6—This signal functions as a keypad row sense.	
SC2A	Output frame synchronization for the seri mode, the signal provides the fram receiver. In asynchronous mode,		Audio Codec Serial Control 2 (alternate) —This signal provides I/O frame synchronization for the serial audio codec port. In synchronous mode, the signal provides the frame sync for both the transmitter and receiver. In asynchronous mode, the signal provides the frame sync for the transmitter only.	
			Note: When this signal is used as SC2A, the primary SC2A signal is disabled. (See Table 2-15 on page 2-16.)	
DCD	Output		Data Carrier Detect —This signal can be used as the DCD output for the serial data port. (See Table 2-12 on page 2-13.)	
			Note: Programming of these functions is done through the general port control register and the SAP control register.	
Alternate-MU	IX_CTL dr	iven high		
DSP_DE	Input or Output	Input	Digital Signal Processor Debug Event —This signal functions as DSP_DE. In normal operation, DSP_DE is an input that provides a means to enter the debug mode of operation from an external command converter. When the DSP enters the debug mode due to a debug request or as the result of meeting a breakpoint condition, it asserts DSP_DE as an output signal for three clock cycles to acknowledge that it has entered debug mode.	
			Note: When this signal is enabled, the primary DSP_DE signal is disabled.	

Table 2-11.	Keypad Port Signals	(Continued)
-------------	---------------------	-------------



Keypad Port

SCKA

Output

Input

			Reypad Port Signals (Continued)		
Signal Name	Туре	Reset State	Signal Description		
Normal—MUX_CTL driven low					
ROW7	Input or	Input	Row Sense 7 —This signal functions as a keypad row sense.		

Audio Codec Serial Clock (alternate) - This signal provides the serial

Keynad Port Signals (Continued) Table 2-11

			bit rate clock for the serial audio codec port. In synchronous mode, the signal provides the clock input or output for both the transmitter and receiver. In asynchronous mode, the signal provides the clock for the transmitter only.
			Note: When this signal is used as SCKA, the primary SCKA signal is disabled. (See Table 2-15 on page 2-16.)
RI	Output		Ring Indicator —This signal can be used as the \overline{RI} output for the serial data port. (See Table 2-12 on page 2-13.)
			Note: Programming of these functions is done through the general port control register and the SAP control register.
Alternate-M	UX_CTL dr	iven high	
ТСК	Input	Input	Test Clock (alternate) —This signal provides the TCK input for the JTAG test access port (TAP) controller. TCK is used to synchronize the JTAG test logic.
			Note: When this signal is enabled, the primary TCK signal is disconnected from the TAP controller. (See Table 2-19 on page 2-19.)



2.9 UART

With the exception of alternate signal functions TDO, TDI, $\overline{\text{RESET}_{IN}}$, and $\overline{\text{MCU}_{DE}}$, the signals described in Table 2-12 are GPIO when not programmed otherwise and default as GPI after reset.

The remaining UART signals can be implemented with GPIO pins. Suggested allocations include the following:

- $\overline{\text{DSR}}$ alternate function for INT6. (See Table 2-9 on page 2-8.)
- $\overline{\text{DTR}}$ -alternate function for INT7. (See Table 2-9 on page 2-8.)
- $\overline{\text{DCD}}$ -alternate function for ROW6. (See Table 2-11 on page 2-10.)
- $\overline{\text{RI}}$ -alternate function for ROW7. (See Table 2-11 on page 2-10.)

Signal Name	Туре	Reset State	Signal Description		
Normal-MUX	Normal—MUX_CTL driven low				
TxD	Input or Output	Input	UART Transmit —This signal transmits data from the UART.		
Alternate-MU	X_CTL dri	ven high			
TDO	Output		Test Data Output (alternate) —This signal provides the TDO serial output for test instructions and data from the JTAG TAP controller. TDO is a tri-state signal that is actively driven in the shift-IR and shift-DR controller states.		
			Note: When this signal is enabled, the primary TDO signal is disconnected from the TAP controller. (See Table 2-19 on page 2-19.)		
Normal-MUX	_CTL drive	en low			
RxD	Input or Output	Input	UART Receive —This signal receives data into the UART.		
IC1	Input		MCU Timer Input Capture 1 —The signal connects to an input capture/output compare timer used for autobaud mode support.		
Alternate-MUX_CTL driven high					
TDI	Input	Input	Test Data In (alternate) —This signal provides the TDI serial input for test instructions and data for the JTAG TAP controller. TDI is sampled on the rising edge of TCK.		
			Note: When this signal is enabled, the primary TDI signal is disconnected from the TAP controller. (See Table 2-19 on page 2-19.)		

Table 2-12.	UART Signals
-------------	---------------------



Signal Name	Туре	Reset State	Signal Description	
Normal-MUX	_CTL driv	en low		
RTS	Input or Output	Input	Request To Send —This signal functions as the UART RTS signal.	
IC2	Input		MCU Timer Input Capture 2 —This signal connects to an input capture timer channel.	
Alternate-ML	JX_CTL dr	iven high		
RESET_IN	Input	Input	Reset Input —This signal is an active low Schmitt trigger input that provides a reset signal to the internal circuitry. The input is valid if it is asserted for at least three CKIL clock cycles.	
			Note: When this signal is enabled, the primary RESET_IN signal is disabled. (See Table 2-8 on page 2-7.)	
Normal-MUX	_CTL driv	en low		
CTS	Input or Output	Input	Clear To Send—This signal functions as the UART CTS signal.	
Alternate-ML	JX_CTL dr	iven high		
MCU_DE	Input or Output		Microcontroller Debug Event —As an input, this signal provides a means to enter the debug mode of operation from an external command converter.	
			As an output signal, it acknowledges that the MCU has entered the debug mode. When the MCU enters the debug mode due to a debug request or as the result of meeting a breakpoint condition, it asserts MCU_DE as an output signal for several clock cycles.	
			Note: When this signal is enabled, the primary MCU_DE signal is disabled.	

Table 2-12. UART Signals (Continued)



2.10 QSPI

The signals described in Table 2-13 are GPIO when not programmed otherwise and default as GPI after reset.

Signal Name	Туре	Reset State	Signal Description	
SPICS0- SPICS4	Output	Input	Serial Peripheral Interface Chip Select 0–4 —These output signals provide chip select signals for the QSPI. The signals are programmable as active high or active low.	
SCK	Output	Input	Serial Clock—This output signal provides the serial clock from the QS for the accessed peripherals. The delay (number of clock cycles) between the assertion of the chip select signals and the first transmiss of the serial clock is programmable. The polarity and phase of SCK a also programmable.	
MISO	Input	Input	Synchronous Master In Slave Out —This input signal provides serial data input to the QSPI. Input data can be sampled on the rising or falling edge of SCK and received in QSPI RAM most significant bit or least significant bit first.	
MOSI	Output	Input	Synchronous Master Out Slave In—This output signal provides seried data output from the QSPI. Output data can be sampled on the rising falling edge of SCK and transmitted most significant bit or least significant bit first.	



Semiconductor, Inc.

reescale

ы.

SCP

2.11 SCP

The signals described in Table 2-14 are GPIO when not programmed otherwise, and default as GPI after reset.

Signal Name	Туре	Reset State	Signal Description	
SIMCLK	Output	Input	SIM Clock —This signal is an output clock from the SCP to the smart card.	
SENSE	Input	Input	SIM Sense —This signal is a Schmitt trigger input that signals when a smart card is inserted or removed.	
SIMDATA	Input or Output	Input	SIM Data —This bidirectional signal is used to transmit data to and receive data from the smart card.	
SIMRESET	Output	Input	SIM Reset —The SCP can activate the reset of an inserted smart card by driving SIMRESET low.	
PWR_EN	Output	Input	SIM Power Enable —This active high signal enables an external device that supplies V_{CC} to the smart card, providing effective power management and power sequencing for the SIM. If the port drives this signal high, the external device supplies power to the smart card. Driving the signal low disables power to the card.	

Table 2-14. SCP Signals

2.12 SAP

The signals described in Table 2-15 are GPIO when not programmed otherwise and default as GPI after reset.

Note: SAP signals STDA, SRDA, SCKA, and SC2A have alternate functions (as described in Table 2-9 on page 2-8 and Table 2-11 on page 2-10). When those alternate functions are selected, the SAP signals are disabled.

Signal Name	Туре	Reset State	Signal Description	
STDA	Output	Input	Audio Codec Transmit Data—This output signal transmits serial data from the audio codec serial transmitter shift register.	
SRDA	Input	Input	Audio Codec Receive Data—This input signal receives serial data and transfers the data to the audio codec receive shift register.	
SCKA	Input or Output	Input	Audio Codec Serial Clock—This bidirectional signal provides the serial bit rate clock. It is used by both transmitter and receiver in synchronous mode or by the transmitter only in asynchronous mode.	
SC0A	Input or Output	Input	 Audio Codec Serial Clock 0—This signal's function is determined by the transmission mode. Synchronous mode—serial I/O flag 0 Asynchronous mode—receive clock I/O 	

Table 2-15. SAP Signals



Signal Name	Туре	Reset State	Signal Description
SC1A	Input or Output	Input	 Audio Codec Serial Clock 1—This signal's function is determined by the transmission mode. Synchronous mode—serial I/O flag 1 Asynchronous mode—receiver frame sync I/O
SC2A	Input or Output	Input	 Audio Codec Serial Clock 2—This signal's function is determined by the transmission mode. Synchronous mode—transmitter and receiver frame sync I/O Asynchronous mode—transmitter frame sync I/O

Table 2-15. SAP Signals (Continued)



2.13 BBP

The signals described in Table 2-16 are GPIO when not programmed otherwise and default as GPI after reset.

Signal Name	Туре	Reset State	Signal Description	
STDB	Output	Input	Baseband Codec Transmit Data —This output signal transmits serial data from the baseband codec serial transmitter shift register.	
SRDB	Input	Input	Baseband Codec Receive Data —This input signal receives serial data and transfers the data to the baseband codec receive shift register.	
SCKB	Input or Output	Input	Baseband Codec Serial Clock —This bidirectional signal provides the serial bit rate clock. It is used by both transmitter and receiver in synchronous mode or by the transmitter only in asynchronous mode.	
SCOB	Input or Output	Input	 Baseband Codec Serial Clock 0—This signal's function is determined by the SCLK mode. Synchronous mode—serial I/O flag 0 Asynchronous mode—receive clock I/O 	
SC1B	Input or Output	Input	 Baseband Codec Serial Clock 1—This signal's function is determined by the SCLK mode. Synchronous mode—serial I/O flag 0 Asynchronous mode—receiver frame sync I/O 	
SC2B	Input or Output	Input	 Baseband Codec Serial Clock 2—This signal's function is determined by the SCLK mode. Synchronous mode—transmitter and receiver frame sync I/O Asynchronous mode—transmitter frame sync I/O 	

Table	2-16.	BBP	Signals
Table	Z 10.	וטט	Olgilais

2.14 MCU Emulation Port

The signals described in Table 2-17 are GPIO when not programmed otherwise and default as GPI after reset.

Signal Name	Туре	Reset State	Signal Description	
SIZ0-SIZ1	Output	Input	Data Size —These output signals encode the data size for the current MCU access.	
PSTAT0– PSTAT3	Output	Input	Pipeline State —These output signals encode the internal MCU execution status.	

Table 2-17.	Emulation	Port Signals
-------------	-----------	---------------------

2.15 Debug Port Control

2-18

The signals described in Table 2-18 are GPIO when not programmed otherwise and default as GPI after reset.



Freescale Semiconductor, Inc.

Signal Name	Туре	Reset State	Signal Description
MCU_DE	Input or Output	Input	Microcontroller Debug Event —As an input, this signal provides a means to enter the debug mode of operation from an external command converter.
			As an output signal, it acknowledges that the MCU has entered the debug mode. When the MCU enters the debug mode due to a debug request or as the result of meeting a breakpoint condition, it asserts MCU_DE as an output signal for several clock cycles.
DSP_DE	Input or Output	Input	Digital Signal Processor Debug Event —This signal functions as DSP_DE. In normal operation, DSP_DE is an input that provides a means to enter the debug mode of operation from an external command converter. When the DSP enters the debug mode due to a debug request or as the result of meeting a breakpoint condition, it asserts DSP_DE as an output signal for three clock cycles to acknowledge that it has entered debug mode.

Table 2-18.	Debug C	Control	Signals
-------------	---------	---------	---------

2.16 JTAG Test Access Port

When the bottom connector pins are selected by holding the MUX_CTL pin at a logic high, all JTAG pins become inactive, i.e., disconnected from the JTAG TAP controller.

Signal Name	Туре	Reset State	Signal Description
TMS	Input	Input	Test Mode Select —TMS is an input signal used to sequence the test controller's state machine. TMS is sampled on the rising edge of TCK.
TDI	Input	Input	Test Data Input —TDI is an input signal used for test instructions and data. TDI is sampled on the rising edge of TCK.
TDO	Output	Tri-stated	Test Data Output —TDO is an output signal used for test instructions and data. TDO can be tri-stated and is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCK.
TCK	Input	Input	Test Clock —TCK is an input signal used to synchronize the JTAG test logic.
TRST	Input	Input	Test Reset —TRST is an active-low Schmitt-trigger input signal used to asynchronously initialize the test controller.
TEST	Input	Input	Factory Test Mode-Selects factory test mode. Reserved.

Table 2-19.	JTAG Port Signals
-------------	-------------------





Chapter 3 Memory Maps

This section describes the internal memory map of the DSP56652. The memory maps for MCU and DSP are described separately.

3.1 MCU Memory Map

The MCU side of the DSP56652 has a single, contiguous memory space with four separate partitions:

- Internal ROM
- Internal RAM
- Memory-mapped peripherals
- External memory space

These spaces are shown in Figure 3-1 on page 3-2.

3.1.1 ROM

The MCU memory map allocates 1 Mbyte for internal ROM. The actual ROM size is 16 kbytes, starting at address \$0000_0000, and is modulo-mapped into the remainder of the 1 Mbyte space. Read access to internal ROM space returns the transfer acknowledge (\overline{TA}) signal except in user mode while supervisor protection is active, in which case a transfer error acknowledge signal (\overline{TEA}) is returned, resulting in termination and an access error exception. Any attempt to write to the MCU ROM space also returns \overline{TEA} . Software should not rely on modulo-mapping because future DSP5665*x* chip implementations may behave differently.



MCU Memory Map




Figure 3-1. MCU Memory Map

3.1.2 RAM

The MCU memory map allocates 1 Mbyte for internal RAM. The actual size of the RAM is 2 KB, starting at address \$0010_0000, and is modulo-mapped into the remainder of the 1 Mbyte space. Read and write access to internal RAM space returns TA except in user



mode while supervisor protection is active, in which case $\overline{\text{TEA}}$ is returned, resulting in termination and an access error exception. Software should not rely on modulo-mapping because future DSP5665*x* chip implementations may behave differently.

3.1.3 Memory-Mapped Peripherals

Interface requirements for MCU peripherals are defined to simplify the hardware interface implementation while providing a reasonable and extendable software model. The following requirements are currently defined (others may be added in the future):

- A given peripheral device appears only in the 4-kbytes region(s) allocated to it.
- For on-chip devices, registers are defined to be 16 or 32 bits wide. For registers that do not implement all 32 bits, the unimplemented bits return zero when read, and writes to unimplemented bits have no effect. In general, unimplemented bits should be written to zero to ensure future compatibility.
- All peripherals define the exact results for 32-bit, 16-bit, and 8-bit accesses, according to individual peripheral definitions. Misaligned accesses are not supported, nor is bus sizing performed for accesses to registers smaller than the access size.

The MCU memory map allocates 2 Mbyte for internal MCU peripherals starting at address \$0020_0000. Twelve of the sixteen DSP56652 peripherals are allocated 4 kbytes each, and four peripherals are allocated 1 kbyte each for a total of 52 kbytes. The remainder of the 2-Mbyte space is reserved for future peripheral expansion.

Each peripheral space may contain several registers. Details of these registers are located in the respective peripheral description sections. Software should explicitly address these registers, making no assumptions regarding modulo-mapping. A complete list of these registers and their addresses is given in Table D-8 on page D-14.

Read accesses to unmapped areas within the first 52 kbytes of peripheral address space returns the TA signal if supervisor permission allows. Uninitialized write accesses within the first 52 kbytes also return the TA signal and may alter the peripheral register contents. Any attempted access within the reserved portion of the peripheral memory space (0020_{000} to $003F_{FFF}$) results in TEA termination and an access error exception from an EIM watchdog time-out after 128 MCU clock cycles.

3.1.4 External Memory Space

The MCU memory map allocates 96 Mbytes for external chip access, starting at address \$4000_0000. Six external chip selects are allocated 16 Mbytes each. Only the first 4Mbytes in each 16-Mbyte space are addressable by the 22 address lines A0–A21. An



DSP Memory Map and Descriptions

access to an address more than 4 Mbytes above the chip select base address is modulo-mapped into the first 4 Mbytes. See Table 6-2 on page 6-4, for more information regarding this portion of the memory map.

3.1.5 Reserved Memory

Two portions of the MCU memory map are reserved: \$0040_0000 to \$3FFF_FFFF, and \$4600_0000 to \$FFFF_FFFF. Any attempted access within these reserved portions of the memory space results in TEA termination and an access error exception from an EIM watchdog time-out after MCU 128 clock cycles.

3.2 DSP Memory Map and Descriptions

The DSP56652 DSP core contains three distinct memory spaces:

- X data memory space
- Y data memory space
- program (P) memory space

Each of these spaces contains both RAM and ROM. In addition, the X data space has partitions for peripherals and the MCU-DSP interface (MDI). All memory on the DSP side is contained on-chip—there is no provision for connection to external memory.

The three memory spaces are shown in Figure 3-2.






Figure 3-2. DSP Memory Map

3.2.1 X Data Memory

X data RAM is a 16-bit-wide, internal, static memory occupying the lowest 8K locations in X memory space. The upper 1K of this space (X:\$1C00–1CFF) is dedicated to the MDI.

X data ROM is a 16-bit-wide, internal, static memory occupying 10K located at X:\$8000–\$A7FF.

The top 128 locations of the X data memory (\$FF80–\$FFFF) contain the DSP-side peripheral registers and addressable core registers. This area, referred to as X-I/O space, can be accessed by MOVE, MOVEP, and the bit-oriented instructions (BCHG, BCLR, BSET, BTST, BRCLR, BRSET, BSCLR, BSSET, JCLR, JSET, JSCLR and JSSET). The specific addresses for DSP registers are listed in Table D-9 on page D-19.



3.2.2 Y Data Memory

Y data RAM is a 16-bit-wide, internal, static memory occupying the lowest 6K locations in Y memory space, Y:\$0000-\$17FF.

Y data ROM is a 16-bit-wide, internal, static memory occupying 10K locations in Y memory space at Y:\$8000-\$A7FF.

3.2.3 Program Memory

Program RAM is a 24-bit-wide, high-speed, static memory occupying the lowest 512 locations in the P memory space, P:\$0000–\$01FF.

Program ROM is a 24-bit-wide, internal, static memory occupying 48K locations at P:\$0800–\$C7FF. The first 1K of this space (P:\$0800–\$0BFF) contains factory code that enables the user to download code to program RAM via the MDI. This code is described and listed in Appendix A, "DSP56652 DSP Bootloader".

3.2.4 Reserved Memory

All memory locations not specified in the above description are reserved and should not be accessed. These areas include the following:

- X:\$2000-\$7FFF and X:\$A800-\$FF7F
- Y:\$1800-\$7FFF and Y:\$A800-\$FFFF
- P:\$0200-\$07FF and P:\$C800-\$FFFF.



Chapter 4 Core Operation and Configuration

This section describes features of the DSP56652 not covered by the sections describing individual peripherals. These features include the following:

- Clock configurations for both the MCU and DSP
- Low power operation
- Reset
- DSP features—operating mode, patch addresses, and device identification.
- I/O/ multiplexing

4.1 Clock Generation

Two internal processor clocks, MCU_CLK and DSP_CLK, drive the MCU and DSP cores respectively. Each of these clocks can be derived from either the CKIH or CKIL clock input pins. Both pins should be driven, even if one input is used for both internal clocks.

- CKIH is typically in the frequency range of 10–20 MHz. The DSP56652 converts CKIH to a buffered CMOS square wave which can be brought out externally on the CKOH pin by clearing the CKOHD bit in the Clock Control Register (CKCTL). The buffer can be disabled by setting the CKIHD bit in the CKCTL, but only if MCU_CLK is driven by CKIL.
- CKIL is usually a 32.768 kHz square wave input.

The frequency of each core clock can be adjusted by manipulating control register bits.

At reset, the MCU_CLK is output on the CKO pin. Software can change the output to DSP_CLK by setting the CKOS bit in the CKCTL. The CKO pin can be disabled by setting the CKOD bit in the CKCTL.

The DSP56652 clock scheme is shown in Figure 4-1.



Clock Generation




Figure 4-1. DSP56652 Clock Scheme

4.1.1 MCU_CLK

MCU_CLK is driven by either CKIL or (buffered) CKIH, according to the MCS bit in the CKCTL. The input is divided by a power of 2 (i.e., 1, 2, 4, 8 or 16) selected by the MCD bits in the CKCTL. The divider has two outputs, one for the core clock and one for peripherals, to support various low-power modes. MCU peripherals use a combination of CKIL, CKIH, and MCU_CLK, as shown in Table 4-1.



Peripheral	Peripheral Clock Source
MCU	MCU_CLK
Protocol Timer	MCU_CLK
QSPI	MCU_CLK
UART	CKIH (MCU_CLK for interface to MCU) Serial clock should be slower than MCU_CLK by 1:4 rate.
Interrupt Controller	MCU_CLK
MCU Timers	MCU_CLK
Watchdog Timer	CKIL (MCU_CLK for interface to MCU)
O/S Interrupt (PIT)	CKIL (MCU_CLK for interface to MCU)
GPIO/Keypad	MCU_CLK (CKIL for interrupt debouncer)
SCP	CKIH (MCU_CLK for interface to MCU) Serial clock should be slower than or equal to MCU_CLK.

Table 4-1. MCU and MCU Peripherals Clock Source

4.1.2 DSP_CLK

The DSP clock input, DSP_REF, is selected from either CKIL or (buffered) CKIH by the DCS bit in the CKCTL. DSP_REF drives the DSP clock generator either directly or through a PLL, according to the PEN bit in PLL Control Register 1 (PCTL1). The clock generator divides its input by two and puts out the core DSP_CLK signal and a two-phase clock to drive peripherals. DSP peripherals can also use CKIH as an input. Figure 4-2 is a block diagram of the DSP clock system.




Figure 4-2. DSP PLL and Clock Generator



When the PLL is enabled, its input is divided by a predivide factor (PD bits in PCTL1 and PCTL0) and another divide factor (DF bits in PCTL1) which is intended to decrease the DSP_CLK frequency in low power modes. The DF bits can be adjusted without losing PLL lock. The PLL also multiplies the input by a factor determined by the MF bits in PCTL0. The PLL output frequency is

 $PLLOUT = DSP_REF \times MF \times 2$ $PD \times DF$

and the clock generator output frequency is

$$DSP_CLK = \underline{DSP_REF \times MF}$$
$$\underline{PD \times DF}$$

The PLL can be bypassed by clearing the PEN bit in PCTL1. It can also be disabled in low power modes by clearing the PSTP bit in PCTL1. In either case, the clock generator output is

 $DSP_CLK = \underline{DSP_REF}$



4.1.3 Clock and PLL Registers




Table 4-2. CKCTL Description

Name	Description	Settings				
DCS Bit 8	DSP Clock Select —Selects the input to the DSP clock generator.		CKIH (default). CKIL.			
CKOHD Bit 7	CKOH Disable —Controls the output at the CKOH pin.		CKOH is a buffered CKOH held low.	CKIH (default).		
CKOD Bit 6	CKO Disable —Controls the output of the CKO pin.	 0 = CKO outputs either MCU_CLK or DSP_CLK according to CKOS bit (default). 1 = CKO held high. 				
CKOS Bit 5	CKO Source Select —Selects the clock to be reflected on the CKO pin.	0 = MCU_CLK (default). 1 = DSP_CLK.				
MCD[2:0] Bits 4–2	MCU Clock Divide factor —Selects the divisor for the MCU clock.		MCD[2:0]	Divisor		
			\$0	1		
			\$1	2		
			\$2	4		
			\$3	8		
			\$4	16		
			\$5\$7	Reserved		
MCS Bit 1	MCU Clock Select—Determines MCU clock input	0 = CKIL (default). 1 = CKIH.				
CKIHD Bit 0	CKIH Disable—Controls the CKIH input buffer		Buffer enabled (defa Buffer disabled if M0	,		



Clock Generation

PCTI	L O	0 PLL Control Register 0									X:\$F	FFD				
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
		PD[3:0]								11:0]					
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 4-3. PCTL0 Descriptions

Name	Description		Settings				
PD[3:0] Bits 15–12	Predivider Factor Bits —Concatenated with PD[6:4] (PCTL1 bits 11–9) to define the PLL input PDF.	See Table 4-4 on page 4-7.					
MF[11:0] Bits 11–0	Multiplication Factor Bits—Define the MF applied to the PLL input frequency.		MF[11:0]	MF			
			\$000	1 (default)			
			\$001	2			
			\$002	3			
			\$FFE	4095			
			\$FFF	4096			



Freescale Semiconductor, Inc.

Clock Generation

PCT	L1	PLL Control Register 1										X:\$F	FFC			
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
						PD[6:4]			COD	PEN	PSTP	XTLD	XTLR		DF[2:0]	
RESET	0	0	0	0	0	0	0		0	0	0	1	0	0	0	0

Table 4-4. PCTL1 Description

Name	Description	Settings						
PD[6:4] Bits 11–9	Predivider Factor —Concatenated with PD[3:0] from PCTL0 to define the PLL input frequency divisor. The divisor is equal to one plus the value	0 to define the PLL input frequency PD[6:0] PL						
	of PD[6:0].		\$00	1 (default)				
			\$01	2				
				-				
			\$7F	128				
COD Bit 7	Clock Output Disable —This bit disconnects DSP In the DSP56652 this bit has no effect.	_CLK fr	rom the CKO pin in	some implementa	ations.			
PEN Bit 6	PLL Enable —Enables PLL operation. Disabling the PLL shuts down the VCO and lowers power consumption. The PEN bit can be set or cleared by software any time during the chip operation.	 0 = PLL is disabled (default). DSP_CLK is derived directly from DSP_REF. 1 = PLL is enabled. DSP_CLK is derived from the PLL VCO output. 						
PSTP Bit 5	STOP Processing State — Controls the behavior of the PLL during the STOP processing state. Shutting down the PLL in STOP mode decreases power consumption but increases recovery time.0 = Disable PLL in STOP mode (default). 1 = Enable PLL in STOP mode.							
XTLD, XTLR Bits 4–3	These bits affect the on-chip crystal oscillator in ce DSP56652.	rtain im	plementations. The	y are not used in	the			
DF[2:0] Bits 2–0	Division Factor —Internal clock divisor that determines the frequency of the low-power clock.		DF[2:0]	DF]			
	Changing the value of the DF bits does not cause a loss of lock condition. These bits should be		000	2 ⁰ (default)				
	changed rather than MF[11:0] to change the clock frequency (e.g., when entering a low-power		001	1				
	mode to conserve power).			-				
			111	2 ⁷				
					_			

Low Power Modes

4.2 Low Power Modes

The DSP56652 features several modes of operation to conserve power under various conditions. Each core can run independently in either the normal, WAIT, or STOP mode. The MCU can also run in the DOZE mode, which operates at an activity level between WAIT and STOP. Each low-power mode is initiated by a software instruction, and terminated by an interrupt. The wake-up interrupt can come from any running peripheral. In STOP mode, certain stopped peripherals can also generate a wake-up interrupt. Peripheral operation in low power modes for the MCU and DSP is summarized in Table 4-5 and Table 4-6, respectively.

Peripheral	Normal	WAIT	DOZE	STOP
MCU	Running	Stopped	Stopped	Stopped
Protocol Timer	Running	Running	Programmable	Stopped
QSPI	Running	Running	Programmable	Stopped
UART	Running	Running	Programmable	Stopped; can trigger wake-up
Interrupt Controller	Running	Running	Running	Stopped; can trigger wake-up
MCU Timers	Running	Running	Programmable	Stopped
Watchdog Timer	Running	Running	Programmable	Stopped
PIT (O/S interrupt)	Running	Running	Running	Running
GPIO/Keypad	Running	Running	Running	Stopped; can trigger wake-up
MDI (MCU side)	Running	Running	Programmable	Stopped; can trigger wake-up
SCP	Running	Running	Programmable	Stopped
JTAG/OnCE	Running	Running	Programmable	Stopped; can trigger wake-up
External interrupt	Running	Running	Running	Stopped; can trigger wake-up

Table 4-6. DSP Peripherals in Low Power Modes

Peripheral	Normal	WAIT	STOP
MDI (DSP side)	Running	Running	Stopped; can trigger wake-up
BBP	Running	Running	Stopped
SAP	Running	Running	Stopped



For further power conservation, any running peripheral in a given mode, as well as the features summarized in Table 4-7, can be explicitly disabled by software.

 Table 4-7.
 Programmable Power-Saving Features

Description	Reg	ister	Reference
Disable CKOH Disable CKO Disable CKIH buffer	CKCTL	bit 7 bit 6 bit 0	Table 4-2
Disable DSP_CLK Disable PLL Disable PLL in STOP mode	PCTL1	bit 7 bit 6 bit 5	Table 4-4

4.3 Reset

Four events can cause a DSP56652 reset:

- 1. Power-on reset
- 2. **RESET_IN** pin is asserted
- 3. Bottom connector $\overline{\text{RTS}}$ pin (acting as $\overline{\text{RESET}_{IN}}$) is asserted
- 4. Watchdog timer times out

Reset from power-on or the watchdog timer time-out is immediately qualified. An input circuit qualifies the $\overline{\text{RESET}_{IN}}$ signal from either pin, based on the duration of the signal in CKIL clock cycles:

- 2 cycles—not qualified
- 3 cycles—may or may not be qualified
- 4 cycles—qualified

A qualified reset signal asserts the **RESET_OUT** signal, and the following reset conditions are established:




Reset

• All peripherals and both cores are initialized to their default values.

- Both MCU_CLK and DSP_CLK are derived from CKIL.
- The CKO pin is enabled, driving MCU_CLK.
- The CKIH CMOS converter is enabled, and drives the CKOH pin.

An eight-cycle "stretch' circuit guarantees that $\overline{\text{RESET}_\text{OUT}}$ is asserted for at least eight CKIL clock cycles. This circuit also stretches the negation of $\overline{\text{RESET}_\text{OUT}}$. (The precise time between the negation of $\overline{\text{RESET}_\text{OUT}}$ is between seven and eight CKIL cycles.) Four cycles before $\overline{\text{RESET}_\text{OUT}}$ is negated, the MOD pin is latched. This externally-driven pin determines whether the first instruction is fetched from internal MCU ROM or external flash memory connected to $\overline{\text{CS0}}$, as described in Section 4.3.1 on page 4-11.

Reset timing is illustrated in Figure 4-3.





Semiconductor, Inc

eescale

The DSP56652 provides a read-only Reset Source Register (RSR) to determine the cause of the last hardware reset.




 Table 4-8.
 RSR Description

Name	Description	Settings
WDR Bit 1	Watchdog Reset—Watchdog timer time-out	 0 = Last reset not caused by watchdog timer. 1 = Last reset caused by watchdog timer.
EXR Bit 0	External Reset—RESET_IN pin assertion	0 = Last reset not caused by RESET_IN. 1 = Last reset caused by RESET_IN.

If both external and watchdog reset conditions occur simultaneously, the external reset has precedence, and only the EXR bit is set. If a power-on reset occurs with no external reset or watchdog reset, both bits remain cleared.

4.3.1 MCU Reset

All MCU peripherals and the MCU core are configured with their default values when $\overline{\text{RESET}_\text{OUT}}$ is asserted.

Note: The STO bit in the General-Purpose Configuration Register (GPCR), which is reflected on the STO pin, is not affected by reset. It is uninitialized by a power-on reset and retains its current value after RESET_OUT is asserted.

The MOD input pin specifies the location of the reset boot ROM device. The pin must be driven at least four CKIL cycles before $\overline{\text{RESET}}_{OUT}$ is deasserted. If MOD is driven low, the internal MCU ROM is disabled and $\overline{CS0}$ is asserted for the first MCU cycle. The MCU fetches the reset vector from address \$0 of the $\overline{CS0}$ memory space, which is located at the absolute address \$4000_0000 in the MCU address space. The internal MCU ROM is disabled for the first MCU cycle only and is available for subsequent accesses. Out of reset, $\overline{CS0}$ is configured for 15 wait states and a 16-bit port size. Refer to Table 6-6 on page 6-9 for a more detailed description of $\overline{CS0}$. If MOD is driven high, the internal ROM is enabled and the MCU fetches the reset vector from internal ROM at address \$0000_0000.

4.3.2 DSP Reset

Any qualified MCU reset also resets the DSP core and its peripherals to their default values. In addition, the MCU can issue a hardware or software reset to the DSP through



the MCU-DSP Interface (MDI). A hardware reset is generated by setting the DHR bit in the MCR. A software reset can be generated by setting the MC bit in the MCVR to issue a DSP interrupt. In this case, the interrupt service routine might include the following tasks:

- Issue a RESET instruction.
- Reset other core registers that are not affected by the RESET instruction such as the SR and the stack pointer.
- Jump to the initial address of the DSP reset routine, P:\$0800.

Once the DSP exits the reset state, it executes the bootloader program described in Appendix A, "DSP56652 DSP Bootloader".

Out of reset, CKIL drives the DSP clock until $\overline{\text{RESET}_OUT}$ is negated, when the clock source is switched to DSP_REF. To ensure a stable clock, the DSP is held in the reset state for 16 DSP_REF clocks after $\overline{\text{RESET}_OUT}$ is negated. The PLL is disabled and the default source for DSP_REF is CKIH, so the DSP_CLK frequency is equal to CKIH ÷ 2.

It is recommended that clock sources be present on both the CKIH and CKIL pins. However, should CKIH be inactive at reset, the DSP remains in reset until the MCU sets the DCS bit in the CKCTL register, selecting CKIL as the DSP clock source. In this case, the following MCU sequence is recommended:

- 1. Set the DHR bit.
- 2. Set the DCS bit
- 3. After a minimum of 18 CKIL cycles, clear the DHR bit.

4.4 DSP Configuration

The DSP contains an Operating Mode Register (OMR) to configure many of its features. Four Patch Address Registers (PARs) allow the user to insert code corrections to ROM. A Device Identification Register (IDR) is also provided.

4.4.1 Operating Mode Register

The OMR is a 16-bit read/write DSP core register that controls the operating mode of the DSP56652 and provides status flags on its operation. The OMR is affected only by processor reset, by instructions that directly reference it (for example, ANDI and ORI), and by instructions that specify the OMR as a destination, such as the MOVEC instruction.



OMR	ł	Operating Mode Register														
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	ATE			SEN	WR	EOV	EUN	XYS		SD	PCD	EBD			MB	MA
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	_	1

Table 4-9. OMR Description

Name	Description	Settings			
ATE Bit 15	Address Trace Enable—Used in debugging for internal activity that can be traced via a logic analyzer.	 0 = Disabled (default)—normal operation. 1 = Enabled. External bus reflects DSP internal program address bus. 			
SEN Bit 12	Stack Extension Enable	0 = Disabled (default). 1 = Enabled.			
WR Bit 11	Extended Stack Wrap Flag —The DSP sets this bit when it recognizes that the stack extension memory requires a copy of the on-chip hardware stack. This flag is useful in debugging to determine if the speed of software-implemented algorithms must be increased. Once this bit is set it can only be cleared by reset or a MOVE operation to the OMR.	 1 = Copy of on-chip hardware stack to stack extension memory is required. 			
EOV Bit 10	Extended Stack Overflow Flag —This flag is set when a stack overflow occurs in the Stack Extended mode. The Extended Stack Overflow is generated when SP equals SZ and an additional push operation is requested while the Extended mode is enabled by the SEN bit. The EOV bit is a "sticky bit" (i.e., can be cleared only by hardware reset or an explicit MOVE operation to the OMR). The transition of EOV from 0 to 1 causes an IPL 3 Stack Error interrupt.	 0 = No overflow has occurred (default). 1 = Stack overflow in stack extended mode. 			
EUN Bit 9	Extended Stack Underflow Flag —Set when a stack underflow occurs in the Stack Extended mode. The Extended Stack Underflow is generated when the SP equals 0 and an additional pull operation is requested while the Extended mode is enabled by the SEN bit. The EUN bit is a "sticky bit" (i.e., can be cleared only by hardware reset or an explicit MOVE operation to the OMR). The transition of EUN from 0 to 1 causes an Interrupt Priority Level (IPL) Level 3 Stack Error interrupt.	 0 = No underflow has occurred (default). 1 = Stack underflow in stack extended mode. 			
XY Bit 8	XY Select for Stack Extension – Determines memory space for stack extension	0 = X memory space (default). 1 = Y memory space.			
SD Bit 6	Stop Delay —Controls the amount of delay after wake-up from STOP mode. A long delay may be necessary to allow the internal clock to stabilize.	0 = Long delay—128K DSP_CLK cycles (default). 1 = Short delay—16 DSP_CLK cycles.			
	Note: The SD bit is overridden if the PSTP bit in PCTL1 is set, forcing wake-up with no delay.				

DSP Configuration

Name	Description	Settings					
PCD Bit 5	PC Relative Logic Disable—Used to reduce power consumption when PC-relative instructions (branches and DO loops) are not used. A PC-relative instruction issued while the PC bit is set causes undetermined results. If this bit is set and then cleared, software should wait for the instruction pipeline to clear (at least seven instruction cycles) before issuing the next instruction.	 0 = PC-relative instructions can be used (default). 1 = PC-relative instructions disabled. 					
EBD Bit 4	External Bus Disable —Setting this bit disables the core external bus drivers, and is recommended for normal operation to reduce power consumption. EBD must be cleared to use Address Tracing.	 0 = External bus circuitry enabled (default). 1 = External bus circuitry disabled. 					
MB Bit 1	Operating Mode B —Used to determine the operating mode in certain devices. On the DSP56652, this bit reflects the state of the DSP_IRQ pin at the negation of RESET_IN.						
MA Bit 0	Operating Mode A —Used to determine the operating in bit is set after reset.	mode in certain devices. On the DSP56652, this					

Table 4-9. OMR Description

4.4.2 Patch Address Registers

Program patch logic block provides a way to amend program code in the on-chip DSP ROM without generating a new mask. Implementing the code correction is done by replacing a piece of ROM-based code with a patch program stored in RAM.

There are four patch address registers (PAR0–PAR3) at DSP I/O addresses X:\$EEE8_EEE5_Each PAR has an associated address comparator. When an address comparator when a parameter when a param

X:\$FFF8–FFF5. Each PAR has an associated address comparator. When an address of a fetched instruction is identical to the address stored in a PAR, that instruction is replaced by a JMP instruction to the PAR's jump target address, where the patch code resides. The patch registers, register addresses and jump targets are listed in Table 4-10.

Patch Register	Register Address	JUMP Target
PAR0	X:\$FFF8	\$0018
PAR1	X:\$FFF7	\$0078
PAR2	X:\$FFF6	\$0098
PAR3	X:\$FFF5	\$00F8

Table 4-10. Patch JUMP Targets

For more information, refer to the DSP56600 Family Manual (DSP56600FM/AD).



4.4.3 Device Identification Register

The IDR is a 16-bit read-only factory-programmed register used to identify the different DSP56600 core-based family members. This information may be used in testing or by software.

IDR		Device Identification Register								X:\$FFF9						
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	R	evision	numbe	r					Deriv	ative nu	ımber =	\$652				
RESET	0	0	0	0	0	1	1	0	0	1	0	1	0	0	1	0

4.5 I/O Multiplexing

To accommodate all of the functions of the DSP56652 in a 196-pin package, 28 of the pins multiplex two or more functions. Eleven of these pins multiplex various peripherals, primarily with the JTAG Debug Port. The other 17 pins multiplex peripherals with the DSP Address Trace function.

4.5.1 Debug Port and Timer Multiplexing

The eight pins listed in Table 4-11 multiplex various peripherals with the Debug Port. The pins in Table 4-12 also multiplex different peripherals, but are not part of the Debug Port. The functions of these pins are determined by the following controls:

- Asserting the MUX_CTL pin configures all of the pins in Table 4-11 as debugging signals, effectively creating an alternate set of pins for RESET_IN, MCU_DE, DSP_DE, and the five JTAG signals. These eight pins can be brought out externally to facilitate debugging. Asserting MUX_CTL overrides all other controls for these pins. MUX_CTL does not affect the pins in Table 4-12.
- 2. Each of eight bits in the GPCR selects the peripheral to which the associated pin is connected. Five GPCR bits control pins in Table 4-11 (if MUX_CTL is not asserted); the other three bits control the pins in Table 4-12.
- 3. Once a pin is assigned to a peripheral (MUX_CTL = 0 and/or the associated GPCR bit is written), that peripheral's Port Configuration Register determines if the pin is configured for the peripheral function or GPIO.



I/O Multiplexing

			MUX_CTL =0							
Pin No.	GPCR Bit No.	MUX_CTL =1	/UX_CTL =1 GPCR Bit = 1			GPCR = 0				
			Module	Pin	Module	Pin	UART			
K11	0	TRST	SAP	STDA	Interrupt Controller	INT6	DSR ¹			
J12	1	TMS	SAP	SRDA	Interrupt Controller	INT7	DTR or SCLK ²			
G13	5	DSP_DE	SAP	SC2A	KP	ROW6	DCD ³			
G11	6	ТСК	SAP	SCKA	KP	ROW7	RI ⁴			
E11	7	RESET_IN	MCU Timer	IC2A	UART	RTS	_			
D14	_	MCU_DE	UART-CTS							
E14	_	TDO		UART—TxD						
E12	_	TDI		UART	– RxD / MCU Ti	mer-ICI ⁵				

Table 4-11. Debug Port Pin Multiplexing

1. The DSR function for K11 is enabled by setting GPCR bit 0 AND using the pin as GPIO in the Edge Port.

2. The DTR function for J12 is enabled by setting GPCR bit 1 AND using the pin as an Edge Port interrupt. The SCLK function for J12 is enabled by setting GPCR bit 1 AND setting the CLKSRC bit in UCR2.

3. The $\overline{\text{DCD}}$ function for G13 is enabled by clearing GPCR bit 5 AND using the pin as GPIO in the Keypad Port.

4. The RI function for G11 is enabled by clearing GPCR bit 6 AND using the pin as GPIO in the Keypad Port.

5. When $MUX_CTL = 0$, the E12 pin is connected to both the UART RxD input and the Timer IC1 input.

Pin	GPCR Bit #	GPCR	Bit = 1	GPCR = 0			
No.		Port	Pin	Port	Pin		
N13	2	MCU Timer	OC1	KP	COL6		
M13	3	MCU Timer	PWM	KP	COL7		
H14	4	MCU Timer	IC2B	KP	ROW5		

Table 4-12.	Timer Pin	Multiplexing

Figure 4-4 shows the relationship between these 11 pins and their controls.






Figure 4-4. MUX Connectivity Scheme



I/O Multiplexing

GPC	R		General Port Control Register									\$0020_CC00				
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
	STO								GPC7	GPC6	GPC5	GPC4	GPC3	GPC2	GPC1	GPC0
RESET	_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 4-13. GPCR Description

Name	Description	Settings
STO Bit 15	Soft Turn Off —The value written to this bit is reflected on the or the state of the MUX_CTL pin.	STO pin. This bit is not affected by reset
GPC7 Bit 7	General Port Control for E11 —determines if pin E11 functions as the UART RTS signal or the Timer IC2 signal.	$0 = \overline{\text{RTS}} \text{ (default).}$ 1 = IC2.
	Setting the MUX_CTL pin configures pin E11 as an alternate RESET_IN signal.	
GPC6 Bit 6	General Port Control for G11 —determines if pin G11 functions as the Keypad ROW7 signal or the SAP SCKA signal.	0 = ROW7 / Rl. 1 = SCKA.
	The UART \overline{RI} signal can be implemented on pin G11 by using ROW7 as a general-purpose output.	
	Setting the MUX_CTL pin configures pin G11 as an alternate JTAG TCK signal.	
GPC5 Bit 5	General Port Control for G13 —determines if pin G13 functions as the Keypad ROW6 signal or the SAP SC2A signal.	$0 = ROW6 / \overline{DCD}.$ 1 = SC2A.
	The UART DCD signal can be implemented on pin G13 by clearing GPC5 and using ROW6 as a general-purpose output.	
	Setting the MUX_CTL pin configures pin G13 as an alternate $\overrightarrow{\text{DSP}\text{-}\text{DE}}$ signal.	
GPC4 Bit	General Port Control for H14 —determines if pin H14 functions as the Keypad ROW5 signal or the Timer IC2 signal. This pin is not affected by MUX_CTL.	0 = ROW5 (default). 1 = IC2.
GPC3 Bit 3	General Port Control for M13 —determines if pin M13 functions as the Keypad COL7 signal or the Timer PWM signal. This pin is not affected by MUX_CTL.	0 = COL7 (default). 1 = PWM.
GPC2 Bit 2	General Port Control for N13 —determines if pin M13 functions as the Keypad COL6 signal or the Timer OC1 signal. This pin is not affected by MUX_CTL.	0 = COL6 (default). 1 = OC1.



Name	Description	Settings
GPC1 Bit 1	General Port Control for J12 —determines if pin J12 functions as the EP INT7 signal or the SAP SRDA signal.	$0 = INT7 / \overline{DTR} / SCLK$ 1 = SRDA.
	Either of two UART signals can be implemented on pin J12 if GPC1 is cleared. The DTR signal requires programming the pin as an interrupt in the edge port. The SCLK signal requires disabling the edge port interrupt and enabling SCLK in UCR2.	
	Setting the MUX_CTL pin configures pin J12 as an alternate JTAG TMS signal.	
GPC0 Bit 0	General Port Control for K11 —determines if pin K11 functions as the EP INT6 signal or the SAP STDA signal.	0 = INT6 (default). 1 = STDA.
	The UART DSR signal can be implemented on pin K11 by clearing GPC0, clearing bit 11 in the NIER and FIER to disable the interrupt, and configuring the pin as GPIO.	
	Setting the MUX_CTL pin configures pin K11 as an alternate JTAG TRST signal.	

Table 4-13. GPCR Description (Continued)



I/O Multiplexing

4.5.2 DSP Address Visibility

DSP internal activity can be accessed for debugging by enabling the DSP Address Visibility Mode. In this mode, the 16 DSP program address lines and an address strobe signal are brought out on the pins listed in Table 4-14.

Pin No.	Peripheral Port	Primary Signal	Function In "DSP Trace Address Mode"
P10	_	MOD	DSP_AT (DSP Address Tracing Strobe)
N11		COLUMN0	DSP_ADDR0
M11		COLUMN1	DSP_ADDR1
P12	Borrowed from	COLUMN2	DSP_ADDR2
N12	Keypad Port	COLUMN3	DSP_ADDR3
P13		COLUMN4	DSP_ADDR4
M12		COLUMN5	DSP_ADDR5
K14		ROW0	DSP_ADDR6
J13		ROW1	DSP_ADDR7
J11		ROW2	DSP_ADDR8
J14		ROW3	DSP_ADDR9
H13		ROW4	DSP_ADDR10
L7	Borrowed from SmartCard Port	SIMCLK	DSP_ADDR11
P8	Smancaru Port	SENSE	DSP_ADDR12
M9		SIMDATA	DSP_ADDR13
N9		SIMRESET	DSP_ADDR14
K7		PWR_EN	DSP_ADDR15

 Table 4-14. Pin Function in DSP Address Visibility Mode

The Address Visibility Multiplexing is enabled by writing \$4 to the OnCE Test and Logic Control Register (OTLCR). The OTCLR is accessed by writing 10011 to the RS[4:0] field in the OnCE Command Register (OCR). For more information on OnCE operation, refer to the *DSP56600 Family Manual*.



Chapter 5 MCU–DSP Interface

The MDI provides a mechanism for transferring data and control functions between the two cores on the DSP56652. The MDI consists of two independent sub-blocks: a shared memory space with read/write access for both processors and a status and message control unit. The primary features of the MDI include the following:

- 1024 × 16-bit shared memory in DSP X data memory space
- interrupt- or poll-driven message control
- flexible, software-controlled message protocols
- MCU can trigger any DSP interrupt (regular or non-maskable) by writing to the command vector control register.
- Each core can wake the other from low-power modes.

The basic block diagram of the MDI module is shown in Figure 5-1.




Figure 5-1. MDI Block Diagram

MDI Memory

5.1 MDI Memory

The DSP56652 provides special memory areas for the MDI on both the MCU and DSP sides. This section describes where these areas are mapped, how access contention between the two areas is resolved, and memory access timing.

Note: There is no mechanism in MDI hardware to prevent either core from overwriting an area of shared memory written by the other core. It is the responsibility of software to ensure data integrity in shared memory for each core.

5.1.1 DSP-Side Memory Mapping

MDI shared RAM is mapped to the X data memory space of the DSP at the top of its internal X data RAM. From the functional point of view of the DSP, the shared memory is indistinguishable from regular X data RAM. A parallel data path allows the MCU to write to shared memory without restricting or stalling DSP accesses in any way. In case of simultaneous access from both the MCU and the DSP to the same memory space, the DSP access has precedence. The DSP programmer must be aware, however, that data written to that area can be changed by the MCU.

The MDI message control and status registers are mapped to DSP X I/O memory as a regular peripheral, accessible via special I/O instructions.




Figure 5-2. MDI: DSP-Side Memory Mapping

5-2



5.1.2 MCU-Side Memory Mapping

The MCU allocates a 4-kbyte peripheral space to the MDI, as shown in Figure 5-3. Control and status registers are mapped to the upper 16 words of this space, and shared memory is mapped to the lower 2 kbytes.




Figure 5-3. MDI: MCU-Side Memory Mapping

Note: Writes to reserved locations are ignored. Reads from reserved locations latch indeterminate data. Neither access terminates in an access error.

The offset conversion formula between the MDI internal address offset (which is also equal to the DSP offset) and the 16-bit MCU addresses offset is

 $OFF_{MCU} = OFF_{INT} * 2$

All MCU accesses to the MDI shared memory should be evenly aligned, 16-bit accesses to ensure valid operation.

5.1.3 Shared Memory Access Contention

Access contentions are resolved in hardware. DSP access has precedence because it runs on a faster clock than the MCU, which is stalled until the DSP access is completed. "Contention" is defined as simultaneous access (read or write) by both MCU and DSP to the same 1/4 Kword of the shared memory. Simultaneous access to different 1/4K blocks of shared memory or to the MDI control registers proceed without stall.



MDI Memory

The MCU side contains a data buffer to store a halfword from a write request, enabling the MCU to write with no stall even if the memory array is busy with a DSP access. However, if a second access (read or write) is attempted before the buffer is cleared, the MDI will stall the MCU.

Some stalls may last less then one MCU clock, and so may not even be evident on the MCU side. On the other hand, several consecutive 1-cycle accesses by the DSP to the MDI memory can stall an MCU access for the equivalent number of clock cycles. For example, Example 5-1 show a program loop that transfers data from X to Y memory. Any attempt by the MCU to access the shared memory while the loop is running will be stalled until the loop terminates.

Example 5-1. Program Loop That Stalls MCU Access to Shared Memory

```
move
            x:(r0)+,a
            x:(r0)+,b
     move
     DO \#(N/2-1), BE NASTY TO MCU
            x:(r0)+,a
                          a,y:(r4)+
                                       ;r0 points to MDI memory
     move
     move
            x:(r0)+,b
                          b,y:(r4)+
                                       ;r4 points to other memory
BE NASTY TO MCU
     move
            a,y:(r4)+
     move
            b,y:(r4)+
```

To avoid a lengthy MCU stall, the DO loop above can be written to allow two cycles per move, making time slots available for MCU accesses, as illustrated in Example 5-2.

Example 5-2. Program Loop With No Stall

DO	#N, IM OK MCU OK	
move	x:(r0)+,x0	;r0 points to MDI memory
move	x0,y:(r4)+	;r4 points to other memory
_IM_OK_MCU_OK		

The second instruction in the loop allows pending MCU accesses to execute.

5.1.4 Shared Memory Timing

The DSP always has priority over the MCU when accessing the shared memory. Every DSP access to MDI shared memory or control register lasts one cycle, and is executed as part of the DSP pipeline without stalling it.

In general, an MCU peripheral access is two clock cycles, excluding instruction fetch time. MCU accesses to MDI control registers are always two clock cycles, but shared memory accesses usually take longer, according to the following parameters:

1. **Clock source of the shared memory:** If the DSP is in STOP mode, the shared memory will operate using the MCU clocks generated at half frequency. If the DSP

5-4

DSP56652 User's Manual



is active, it will generate the memory clocks at full frequency and all MCU accesses should be synchronized to it.

- 2. Access type: An MCU write is done to a buffer at the MCU side. If the buffer is empty, the MCU takes two cycles to write to the buffer and proceeds without stall; the MDI writes the buffer to the shared memory later, in a minimum of another two MCU cycles, freeing the buffer. In case of a read, or a write when the buffer is not yet free from a previous write, the access will stall.
- 3. **Relative frequency of the MCU and the DSP clocks:** An MCU access generates a request to the DSP side that must be synchronized to the DSP clock (2 DSP clocks in the worst case), and an acknowledge from the DSP to the MCU side, that must be synchronized to the MCU clock (2 MCU clocks in the worst case). The synchronization stall therefore depends on the frequency of both processors. The slower the DSP frequency is, relative to the MCU frequency, the longer the access time (measured in MCU clocks). In a typical system configuration, the DSP's frequency is higher or equal to the MCU's frequency. In this assumption, the maximum MCU stall is if the frequencies of the MCU and the DSP are equal. If the DSP frequency is lower than the MCU frequency, the access time (measured in MCU clocks) may in principle be very long, depending on how slow the DSP is.
- 4. **DSP parallel accesses:** Any DSP access in parallel to an MCU access to the same 1/4K memory block can further stall a pending MCU access. If the DSP does not run consecutive one-cycle accesses and the MCU frequency is not faster than the DSP's frequency, an MCU contention stall will be no more than one MCU cycle.
- 5. **DSP PLL:** If the PLL is reprogrammed during MCU program execution, (e.g., after a DSP reset) the MCU should not access shared memory until the PLL has reacquired lock. If the MCU attempts to access the MDI shared memory before the PLL acquires lock, the MCU can time out and generate an error. One way to avoid this condition is to take the following steps:
 - a. DSP software sets an MDI flag bit immediately after setting the PLL.
 - b. MCU software polls the flag bit until it is set before accessing MDI shared memory.

MCU-side access timing is summarized in Table 5-1.

Semiconductor, Inc.

reescale

MDI Messages and Control

Access Type	DSP	MCU Cycles ¹		Comments
Access Type	Clocks	Minimum	Maximum	
Shared memory read	Inactive	11	11	Assumes write buffer is empty.
	Active	4	8	_
Shared memory write	Either	2	2	Assumes write buffer is empty.
Buffer busy after	Inactive	+ 8	+ 8	Consecutive accesses incur MCU stall
shared memory write	Active	+ 2	+ 4	- cycles.
MCU-DSP shared memory contention	Active	+ 0	+ 1	MCU stalls until DSP access completes. Multiple DSP one-cycle instructions stall the MCU further.
Control registers	Either	2	2	_

Table 5-1. MCU MDI Access Timing

 Minimum case: DSP clock frequency >> MCU clock frequency. Maximum case: DSP clock frequency = MCU clock frequency. (More cycles required if DSP clock < MCU clock.)

5.2 MDI Messages and Control

The MDI provides a means for the MCU and DSP to exchange messages independent of the shared memory array. A typical message might be "I have just written a message of N words, starting at offset X in memory," or "I have just finished reading the last data block sent." For ease and flexibility, the protocol for exchanging these messages is not predefined in hardware but can be implemented with a few simple software commands.

5.2.1 MDI Messaging System

Messages are exchanged between the two processors through special-purpose control registers. Most of these registers are symmetric and work together to exchange messages in the following ways:

- 1. Each of two 16-bit write-only transmit registers is copied in a corresponding read-only receive register on the other processor's side. These registers can be used to transfer 16-bit messages or frame information about messages written to the shared memory, such as number of words, initial address, and message code type.
- 2. Writing to a transmit register clears a "transmitter empty" bit in the status register on the transmitter side and sets a "receiver full" bit in the status register on the receiver side, which can trigger a maskable receive interrupt on the receiver side if so programmed.



- 3. Reading a receive register automatically clears the "receiver full" bit in the status register on the receiver side and sets the "transmitter empty" bit in the status register on the transmitter side, which can trigger a maskable transmit interrupt on the transmitter side if so programmed.
- 4. Three general purpose flags are provided for each transmitter and reflected in the status register at the receiver side.

The symmetry of the MDI registers is illustrated in Figure 5-4 and Table 5-2.




Figure 5-4. MDI Register Symmetry

	Table 5-2. MDI Registers and Symmetry				
MCU Registers			DSP Registers		
	Acronym	Name	Acronym	Name	
	MRR0	MCU Receive Register 0	DTR0	DSP Transmit Register 0	
	MRR1	MCU Receive Register 1	DTR1	DSP Transmit Register 1	
	MTR0	MCU Transmit Register 0	DRR0	DSP Receive Register 0	
	MTR1	MCU Transmit Register 1	DRR1	DSP Receive Register 1	
	MSR	MCU Status Register	DCR	DSP Control Register	
	MCR	MCU Control Register	DSR	DSP Status Register	
	MCVR	MCU Command Vector Register		_	

The message exchange mechanism is shown in greater detail in Figure 5-5.



Semiconductor, Inc.

reescale

MDI Messages and Control




Figure 5-5. MDI Message Exchange

In addition to exchanging messages, the MDI registers also provide the following specialpurpose control functions:

- 1. Each core's power mode is reflected in the other core's status register.
- 2. Each core can issue an interrupt to wake the other core from its low-power modes (STOP and WAIT modes on either side, plus DOZE mode on the MCU side).
- 3. The MCU can issue a Command Interrupt to the DSP by setting the MC bit in the MCU Command Vector Register (MCVR). Software can write the vector address of this interrupt to a register on the MCU side. The Command Interrupt can be maskable or non-maskable.
- 4. The MCU can issue a hardware reset to the DSP. (The DSP cannot issue a hardware reset to the MCU.)
- 5. The DSP can issue two general-purpose interrupt requests to the MCU by setting the DGIR0 or DGIR1 bit in the DSP-Side Status Register (DSR). These interrupts are user-maskable on the MCU side. Figure 5-6 details the mechanism by which the DSP issues a general-purpose interrupt to the MCU.

5-8






Figure 5-6. DSP-to-MCU General Purpose Interrupt

The MCU-to-DSP interrupt mechanism (Command Interrupt) differs from Figure 5-6 in the following ways:

- 1. The interrupt pending bit (the MCP bit in the DSR) is cleared automatically when the interrupt is acknowledged.
- 2. The trigger bit on the MCU side (the MC bit) is in the MCVR.
- 3. When a non-maskable interrupt is generated, the interrupt enable bit on the DSP side (the MCIE bit in the DCR) is ignored.

5.2.2 Message Protocols

The message hardware can be used by software to implement message protocols for a wide array of message types. Full support is given for both interrupt and polling management. The following are examples of different message protocols:

- A message of up to 16 bits is written directly to one of the transmit registers.
- Both transmit registers are used to pass a 2-word message. The corresponding receive register of the first word disables its interrupt; the register receiving the second word enables its interrupt. An interrupt is triggered when the second word is received.
- Transmit registers pass frame information describing longer messages written to the shared memory. Such frame information usually includes an initial address, the number of words, and often a message type code.
- A DSP general interrupt or the MCU Command Interrupt signals an event or request that does not include data words, such as acknowledging the read of a long message from the shared memory.



MDI Messages and Control

- Fixed-length, formatted data is written in a predetermined location in the shared memory. A general purpose interrupt (DSP) or command interrupt (MCU) signals the other processor that the data is ready.
- One processor uses the three general-purpose flags to inform the other processor of its current program state.

5.2.3 MDI Interrupt Sources

The MDI provides several ways to generate interrupts to both the DSP and MCU.

5.2.3.1 DSP Interrupts

There are five independent ways for the MCU to interrupt the DSP through the MDI:

- 1. MCU Command Vector interrupt
- 2. MDI receive/transmit interrupt
- 3. MDI DSP wake from STOP / general-purpose interrupt (using the IRQC interrupt input)
- 4. Protocol Timer DSP wake from STOP / general-purpose interrupt (using the IRQD interrupt input)
- 5. External DSP wake from STOP / general-purpose interrupt (using the IRQB interrupt input)

The first three interrupts are MDI functions. The other two are protocol timer functions that make use of MDI hardware but have no specific MDI instructions. The interrupts can be prioritized in Core Interrupt Priority Register (IPRC). See Table 7-9 on page 7-15.

The relative priority of the MDI receive/transmit interrupts is fixed as follows:

- 1. Receive register 0 full (RFIE0)
- 2. Receive register 1 full (RFIE1)
- 3. Transmit register 0 empty (TEIE0)
- 4. Transmit register 1 empty (TEIE1)

5.2.3.2 MCU Interrupts

There is only one interrupt request line to the MCU interrupt controller. The interrupt service routine must examine the MCU-Side Status Register (MSR) to determine the interrupt source. The Find First One (FF1) instruction can be used for this purpose. If some of the interrupts are disabled, software can read the MDI Control Register (MCR)



and perform an AND operation with the MSR before executing the FF1 instruction. The interrupt service routine should clear the General Purpose Interrupt Pending bits (MGIP[1:0], MSR bits 11–10) to deassert the request to the interrupt controller.

5.2.4 Event Update Timing

An information exchange between the two processors that is reflected in the status register of the receiving processor (an "event") incurs some latency. This latency is the delay between the event occurrence at one processor and the resulting update in the status register of the other processor. The latency can be expressed as the sum of a number of transmitting-side clocks (TC) and receiving-side clocks (RC).

The minimum event latency occurs when there are no other events pending, and is equal to

TC + 2(RC).

The maximum event latency is incurred when the event occurs immediately after a previous event is issued. It is equal to 4(TC) + 6(RC).

5.2.5 MCU-DSP Troubleshooting

The MCU can use the MDI in the following three ways to identify and correct the source of a DSP malfunction:

- 1. Examine the DPM bit in the MSR to determine if the DSP is stuck in STOP mode. If so, the MCU can wake the DSP by setting the DWS bit.
- 2. Issue an NMI using the Command Interrupt (setting the MC bit in the MCVR). The NMI service routine can incorporate a diagnostic procedure designed for such an event. Note that the MNMI bit must also be set to enable non-maskable interrupts.
- 3. If neither of the first two measures is effective, the MCU can issue a hardware reset to the DSP by setting the DRS bit in the MCR.

5.3 Low-Power Modes

Each side of the MDI is fully active in all low-power modes except STOP. Each processor can enter and exit a low-power mode independently. The processor state is unchanged by a transition to and from a low-power mode—status and control registers do not return to default values.



5.3.1 MCU Low-Power Modes

Various DSP events can awaken the MCU from a low-power mode (WAIT, DOZE, or STOP) by generating a corresponding interrupt. Table 5-3 lists the events and the associated interrupt enable bits in the MCR.

Event	Interrupt Enable Bit in MCR
Transmitting a message to MRR0	15 (MRIE0)
Transmitting a message to MRR1	14 (MRIE1)
Receiving a message from MTR0	13 (MTIE0)
Receiving a message from MTR1	12 (MTIE1)
Setting the DGIR0 bit in the DSR (General Interrupt request 0)	11 (MGIE0)
Setting the DGIR1 bit in the DSR (General Interrupt request 1)	10 (MGIE1)

Table 5-3. MCU Wake-up Events

The software designer should consider the following points before placing the MCU in STOP mode:

- 1. Compatibility with DSP STOP mode protocol. MCU software should accommodate the possibility that the DSP is in STOP when the MCU awakens from its STOP mode.
- 2. Pending shared memory writes. A shared memory write that has not completed when the MCU enters STOP mode will execute reliably after the MCU has awakened. Nevertheless, the user may wish to ensure that all shared memory writes are completed before entering STOP. This can be done by polling MSR bit 6 until it is cleared before issuing the STOP instruction.
- 3. Pending MCU events. MCU software should poll the MEP bit in the MSR until it is cleared just before issuing the STOP instruction. This ensures that the DSP has acknowledged all previous MCU-generated events so that it can be made aware of the MCU power mode change.

5.3.2 DSP Low-Power Modes

The MCU can wake the DSP from WAIT mode by issuing any of the interrupts listed in Section 5.2.3.1 on page 5-10.

MCU software can wake the DSP from STOP in one of the following three ways:

- 1. A DSP Wake from STOP command (setting the DWS bit in the MSR).
- 2. A Protocol Timer DSP interrupt.
- 3. A DSP hardware reset (setting the DHR bit in the MCR).

The MCU can also wake the DSP externally with an external DSP interrupt, external DSP debug request, JTAG DSP debug command, or system reset.

DSP software should ensure that the MCU can track each DSP transition to and from STOP mode before the next one occurs. This is essential for proper control of the shared memory clock (see Section 5.3.3). One way to accomplish this is to provide a minimum delay (measured in MCU clocks) between consecutive DSP entrances to STOP mode. Another method involves waiting for MDI register events to terminate to supply the needed delay. With this method the DSP sends at least one MDI register event and waits until the DEP bit in the DSR is cleared before it enters STOP mode. To be sure that an event takes place, DSP code can issue a dummy event such as the one illustrated in Example 5-3. The DEP check should be the last MDI access before issuing the STOP instruction to guarantee that the MSR is updated properly.

Example 5-3. Dummy Event to Allow MCU to Track DSP Power Mode Change

-			
	movep	x:< <dcr,x0< th=""><th></th></dcr,x0<>	
	movep	x0,x:< <dcr; -="" ;dummy="" back="" event="" flags<="" td="" write=""><td></td></dcr;>	
	nop	;nops for pipeline delay	
	nop		
_wait	nop jset stop	#DEP,x:< <dsr,_wait< td=""><td></td></dsr,_wait<>	

After a DSP wake from STOP command, **IRQC** should be deasserted by writing "1" to the DWSC bit in the DSR. Similarly, after a protocol timer interrupt event, **IRQD** should be deasserted by writing "1" to the DTIC bit in the DSR. Clearing either of these bits just as the DSP exits STOP can serve as the MDI register event for the delay required before the next entry to STOP mode.

5.3.3 Shared Memory in DSP STOP Mode

The shared memory array operates from the DSP clock for either processor unless the DSP is in STOP mode. MCU access to the shared memory is internally synchronized to the DSP clock. Memory access signals from the MCU require 2 DSP cycles to synchronize to the DSP clock, and 2 MCU cycles to synchronize the DSP acknowledgment to the MCU clock. If the DSP runs at a relatively low frequency, extra wait states are added to the MCU access.

Note: The synchronization wait states are not related to wait states resulting from memory contention.

When the DSP is in STOP mode and the MCU is in normal mode, the shared memory operates from the MCU clock. The memory controller is alerted when the DSP has exited

6
5
0
÷.
0
3
70
Ē
0
U
S
0
ö
5
Ģ
aller -



STOP mode and stalls any pending MCU shared memory access until the memory clocks are switched back to the DSP.

Note: Waking the DSP from STOP can take several MCU clocks. The parameters affecting the relative time length include the DSP frequency relative to the MCU frequency, the need for PLL relock, and the state of the SD bit in the OMR. If the total wake from STOP delay is greater than 128 MCU clocks, a pending MCU shared memory access can be lost due to an MCU time-out interrupt. MCU shared memory writes that are separated by MSR bit 6 checks are not subject to this loss because the write is done to a buffer and the MCU bus is released.

5.4 Resetting the MDI

The MDI can be reset by any of the conditions in Table 5-4.

Reset Type	Action	Description
MDI Reset	Setting the MDIR bit in the MCR	Only the MDI system is reset—all status and control registers are returned to their default values. None of the rest of the DSP56652 system is affected.
		Note: MDIR assertion is ignored if the DSP is in STOP mode.
DSP Hardware Reset	Setting the DHR bit in the MCR	In addition to the MDI reset conditions above, the entire DSP side is reset. Memory, including MDI shared memory, is not affected. MCU software should poll the DRS bit (MSR bit 7) to determine when the reset sequence on the DSP side has ended (and wait for PLL relock if the PLL is reprogrammed—see page 5-5) before accessing the shared memory.
System Reset	Power on reset RESET_IN asserted Watchdog timer time-out	The entire system, including memory, is reset.

Table J-4. MDI Mesel Sources	Table 5-4.	MDI Reset Sources
------------------------------	------------	--------------------------

Note that the DSP software RESET instruction does not reset the MDI.

Before initiating an MDI reset, the following items should be considered:

- 1. **Pending shared memory write**—If an MCU write to the shared memory is pending in the write buffer when an MDI reset is initiated, the access may be lost. To ensure that the data is written, software should poll the MSMP bit in the MSR until it is cleared before triggering the MDI reset.
- 2. **DSP MDI operations**—MDIR assertion is asynchronous to DSP operation, and can cause unpredictable behavior if it occurs while the DSP is testing an MDI



register bit with an instruction such as jset #DTE0,x:DSR,tx_sbr. MCU software should verify that the DSP is not engaged in MDI signalling activity before asserting MDIR. This can be done by performing the following steps:

- a. Disable the DSP interrupt event in the Protocol Timer by clearing the DSIE bit in the PTIER.
- b. Verify that both DWS and MTIR (MSR bits 8 and 9) are cleared.

The instruction immediately following assertion of the MDIR bit may be overridden by the reset sequence, with all registers retaining their reset values. Therefore, software should wait at least one instruction before writing to MDI registers.

5.5 MDI Software Restriction Summary

Tables 5-5 through 5-7 summarize the various constraints on MDI software.

Action	Restriction
Writing to a transmit register	Wait for a Transmitter Empty interrupt or poll the Transmitter Empty bit in the status register
Reading from a receive register	Wait for a Receiver Full interrupt or poll the Receiver Full bit in the status register.

 Table 5-5.
 General Restrictions

Tab	ole 5-6.	DSP-Side Restrictions	

Action	Restriction
Setting DGIR(0,1) to issuing general interrupt request	Verify that DGIR(0,1) is cleared
Configuring IRQC and IRQD	Define IRQC as level-triggered by clearing the ICTM bit in the IPRC. Define IRQD as level-triggered by clearing the IDTM bit in the IPRC.
Delay between MDI register write and reflection in DSR	A delay of up to four instructions can occur between an MDI register write and the resulting change in the DSR. Refer to the 56600 Family Manual, Appendix B, Section 5 ("Peripheral Pipeline Restrictions") for a description of possible problems and work-arounds. Testing the DEP bit in the DSR requires one additional clock delay above the 56600 manual description.
Continuous one-cycle accesses to the Shared Memory	Can stall MCU. Refer to Example 5-2 on page 5-4 for sample code that avoids lengthy MCU stalls.
Entering DSP STOP mode	Enable IRQC—write a non-zero value to the ICPL bits in the IPRC. Enable IRQD—write a non-zero value to the IDPL bits in the IPRC. Ensure minimum delay from previous STOP mode (Section 5.3.2 on page 5-12). Ensure the DEP bit in the DSR is cleared.



Table 5-6. DSP-Side Restrictions

Action	Restriction
Clearing serviced interrupts	Write 1 to the DWSC bit in the DSR to clear IRQC. Write 1 to the DTIC bit in the DSR to clear IRQD.

Table 5-7. MCU-Side Restrictions

Action	Restriction
Byte-wide writes to shared memory	The MDI latches all 16 bits when receiving data written to it. In byte-wide writes, the MCU drives only the written 8 bits; the unspecified byte in the shared memory location may contain corrupt data.
Writing to MCVR	Ensure that the MC bit in the MCVR is cleared before writing.
Setting the DWS bit in the MSR	Ensure DWS is cleared before setting it.
PT timer DSP interrupt	If the MSIR bit in the MSR is set when the protocol timer issues a dsp_int event (i.e., a previous DSP interrupt event has not been serviced) the second interrupt request is lost.
Entering MCU STOP mode	Verify that the MEP bit in the MSR is clear.
MDI reset	 Before setting the MDIR bit in the MCR or DHR (MCR bit 7), do the following: Disable the DSP Protocol Timer interrupt by clearing the DSIE bit in the PT Interrupt Enable Register (PTIER). Verify that the DWS bit in the MSR is cleared to ensure that the DSP has serviced the last wake-up from STOP. Verify that the DTIC bit in the DSR is cleared to ensure that there are no outstanding protocol timer interrupt requests. Poll the MSMP bit in the MSR until it is cleared to ensure all shared memory writes occur. In addition, before setting MDIR, do the following: Verify that the DSP side is not engaged in MDI activity (e.g. by issuing NMI). Check that the DPM bit in the MSR is cleared, indicating that DSP is not in STOP mode. (Hardware will ignore the MDIR bit if DSP is in STOP mode). After asserting MDIR, delay at least one instruction time before writing to an MDI register to ensure it is not overwritten by reset. After any MDI reset (MCU or DSP hardware reset, asserting MDIR, or asserting DHR) poll the DRS bit in the MSR until it is cleared before accessing the shared memory to ensure DSP reset is complete.
After DSP reset	Ensure that the DSP PLL has been relocked (e.g., item 5 on page 5-5) before the MCU accesses shared memory.



5.6 MDI Registers

In general, the MDI registers on the DSP side and MCU side are symmetrical. They are summarized in Table 5-8.

	МС	Side	DSP Side		
Function	Name	Address	Name	Address	
MCU Command Vector Register	MCVR	\$0020_2FF2	-	_	
Control Register	MCR	\$0020_2FF4	DCR	X:\$FF8A	
Status Register	MSR	\$0020_2FF6	DSR	X:\$FF8B	
Transmit Register 1	MTR1	\$0020_2FF8	DTR1	X:\$FF8C	
Transmit Register 0	MTR0	\$0020_2FFA	DTR0	X:\$FF8D	
Receive Register 1	MRR1	\$0020_2FFC	DRR1	X:\$FF8E	
Receive Register 0	MRR0	\$0020_2FFE	DRR0	X:\$FF8F	

Table 5-8. MDI Signalling and Control Registers

The correspondence between transmit registers on one side and receive registers on the other side is listed in Table 5-9.

MCU Register	MCU Address	DSP Register	DSP Address
MTR1	\$0020_2FF8	DRR1	X:\$FF8E
MTR0	\$0020_2FFA	DRR0	X:\$FF8F
MRR1	\$0020_2FFC	DTR1	X:\$FF8C
MRR0	\$0020_2FFE	DTR0	X:\$FF8D

Table 5-9. MCU–DSP Register Correspondence



MDI Registers

5.6.1 MCU-Side Registers




Table 5-10. MCVR Description

Name	Type ¹	Description	Settings			
MC Bit 8	R/1S	MCU Command —Used to initiate a DSP interrupt. Setting the MC bit sets the MCP bit in the DSR. If the MNMI bit in this register is set, a non-maskable MCU command interrupt is issued at the DSP side. If MNMI is cleared and the MCIE bit in the DCR is set, a maskable interrupt request is issued at the DSP side. The MC bit is cleared only when the command interrupt is serviced on the DSP side, providing a way for the MCU to monitor interrupt service status. The MCVR cannot be written while the MC bit is set.	 0 = No outstanding DSP command interrupt (default). 1 = DSP command interrupt has been issued and has not been serviced. 			
MCV[6:0] Bits 7–1	R/W	MCU Command Vector —Vector address displ With this mechanism the MCU can activate any actual vector value is twice the value of MCV[6: MC bit is cleared.	interrupt from the DSP interrupt table. The			
MNMI Bit O	R/W	MCU Non-Maskable Interrupt —Determines if the Command Interrupt issued to the DSP by setting the MC bit is maskable or non- maskable. The MNMI bit can only be written if the MC bit is cleared.	 0 = Maskable interrupt issued when MC is set, if DSP DCR bit 8 (maskable interrupt enable) is set (default). 1 = Non-maskable interrupt generated when MC is set. DCR bit 8 is ignored. 			

1.

R = Read only. R/W = Read/write

R/1S = Read; write with 1 to set (write with 0 ingored).



Freescale Semiconductor, Inc.

MCR		MCU-Side Control Register										\$00	20_2	2FF4		
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	MRIE0	MRIE1	MTIE0	MTIE1	MGIE0	MGIE1			DHR	MDIR					MDF[2:	0]
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The MCR is a 16-bit read/write register that enables the MDI interrupts on the MCU side and enables the trigger events on the DSP side (e.g. awaken from Stop mode, hardware reset, flag update, etc.).

Note: Either the EMDI bit in the NIER or the EFMDI bit in the FIER must be set in order to generate any of the interrupts enabled in the MCR (see page 7-7).

Name	Type ¹	Description	Settings
MRIE0 Bit 15	R/W	MCU Receive Interrupt Enable 0—When MRIE0 is set, a receive interrupt request 0 is issued when the MRF0 bit in the MSR is set. When MRIE0 is cleared, MRF0 is ignored and no receive interrupt request 0 is issued.	 0 = Receive interrupt 0 request disabled (default). 1 = Enabled.
MRIE1 Bit 14	R/W	MCU Receive Interrupt Enable 1—When MRIE1 is set, a receive interrupt request 1 is issued when the MRF1 bit in the MSR is set. When MRIE1 is cleared, MRF1 is ignored and no receive interrupt request 1 is issued.	 0 = Receive interrupt 1 request disabled (default). 1 = Enabled.
MTIE0 Bit 13	R/W	MCU Transmit Interrupt Enable 0 —If MTIE0 is set, a transmit interrupt 0 request is generated when the MTE0 bit in the MSR is set. If MTIE0 bit is cleared, MTE0 is ignored and no transmit interrupt request 0 is issued.	 0 = Transmit interrupt 0 request disabled (default). 1 = Enabled.
MTIE1 Bit 12	R/W	MCU Transmit Interrupt Enable 1 —If MTIE1 is set, a transmit interrupt 1 request is generated when the MTE1 bit in the MSR is set. If MTIE1 bit is cleared, MTE1 is ignored and no transmit interrupt request 1 is issued.	 0 = Transmit interrupt 1 request disabled (default). 1 = Enabled.
MGIE0 Bit 11	R/W	MCU General Interrupt Enable 0 —If this bit is set, a general interrupt 0 request is issued when the MGIP0 bit in the MSR is set. If MGIE0 is clear, MGIP0 is ignored and no general interrupt request 0 is issued.	 0 = General interrupt 0 request disabled (default). 1 = Enabled.
MGIE1 Bit 10	R/W	MCU General Interrupt Enable 1 —If this bit is set, a general interrupt 1 request is issued when the MGIP1 bit in the MSR is set. If MGIE1 is clear, MGIP1 is ignored and no general interrupt request 1 is issued.	 0 = General interrupt 1 request disabled (default) 1 = Enabled



MDI Registers

Name	Type ¹	Description	Settings					
DHR Bit 7	R/W	DSP Hardware Reset —Setting DHR issues a hardware reset to the DSP. Clearing DHR de-asserts the reset. Setting DHR also causes MDI reset, returning all MDI control and status bits to their default values (except the DHR bit itself).						
		Select, and Interrupt Timing in the DSP56652 T software should poll the DRS bit in the MSR un to MDI shared memory. If an MDI reset (caused	HR should be held asserted for a minimum of three CKIL cycles. (See Reset, Mode elect, and Interrupt Timing in the DSP56652 Technical Data Sheet.) After clearing DHR, ftware should poll the DRS bit in the MSR until it is cleared before attempting an access MDI shared memory. If an MDI reset (caused by MDIR or DHR being set) is done while MCU write to the shared memory is pending in the write buffer, the access may be lost.					
MDIR Bit 6	R0/1S	MDI Reset —Setting MDIR resets the message and control sections on both DSP and MCU sides. All control and status registers except DHR are returned to their default values and all internal states are cleared. Data in the shared memory array remains intact; only the access control logic is affected. After setting MDIR, software should poll DRS to determine when the reset sequence on the DSP side has ended before accessing the shared memory.						
MDF[2:0] Bits 2–0	R/W	MCU-to-DSP Flags —General-purpose flag bits that are reflected on the DSP side in the DF[2:0] bits in the DSR.						

1.

R/W = Read/writeR0/1S = Always read as 0; write with 1 to set (write with 0 ingored).



Freescale Semiconductor, Inc.

MSR	SR				MCU-Side Status Register								\$	002	20_2	FF6
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	MRF0	MRF1	MTE0	MTE1	MGIP0	MGIP1	MTIR	DWS	DRS	MSMP	DPM	MEP			MF[2:0	0]
RESET	0	0	1	1	0	0	0	0	1	0	_	0	0	_	_	_



Name	Type ¹	Description	Settings
MRF0 Bit 15	R	MCU Receive Register 0 Full —Set when the DSP writes to DTR0, indicating to the MCU that the reflected data is available in MRR0. MRF0 is cleared when the MCU reads MRR0.	 0 = Latest MRR0 data has been read (default). 1 = New data in MRR0.
MRF1 Bit 14	R	MCU Receive Register 0 Full —Set when the DSP writes to DTR1, indicating to the MCU that the reflected data is available in MRR1. MRF1 is cleared when the MCU reads MRR1.	 0 = Latest MRR1 data has been read (default). 1 = New data in MRR1.
MTE0 Bit 13	R	MCU Transmit Register 0 Empty —Cleared when the MCU writes to MTR0; set when the DSP reads the reflected data in DRR0.	 0 = DRR0 has not been read. 1 = DRR0 has been read (default).
MTE1 Bit 12	R	MCU Transmit Register 1 Empty —Cleared when the MCU writes to MTR1; set when the DSP reads the reflected data in DRR1.	0 = DRR1 has not been read. 1 = DRR1 has been read (default).
MGIP0 Bit 11	R/1C	MCU General Interrupt 0 Pending — Indicates that the DSP has requested an interrupt by setting the DGIR0 bit in the DSR.	 0 = No interrupt request (default). 1 = DSP has issued interrupt request 0.
MGIP1 Bit 10	R/1C	MCU General Interrupt 1 Pending — Indicates that the DSP has requested an interrupt by setting the DGIR1 bit in the DSR.	 0 = No interrupt request (default). 1 = DSP has issued interrupt request 1.
MTIR Bit 9	R	MCU Protocol Timer Interrupt Request— Set by the protocol timer when it issues a dsp_int event (see Table 10-4 on page 10-13) which asserts DSP IRQD (waking the DSP from STOP mode) and IRQA, which is wire-or'd to IRQD. MTIR is cleared when the DSP sets the DTIC bit in the DSR (Table 5-18 on page 5-25) at the end of its IRQD service routine. For proper MTIR operation, IRQD should be enabled via IPRC bits 10–9 and made level-sensitive by clearing IPRC bit 11. Software should verify that MTIR is cleared before issuing an MDI reset (setting the MDIR bit in the MCR).	 0 = No outstanding MTIR-generated interrupt request (default). 1 = DSP has not serviced last MTIR-generated interrupt.



MDI Registers

Name	Type ¹	Description	Settings
DWS Bit 8	R/1S	DSP Wake From STOP —Set by MCU software to wake the DSP from STOP mode. Setting DWS also asserts DSP IRQC (waking the DSP from STOP mode) and IRQA, which is wire-or'd to IRQC. DWS is cleared when the DSP sets the DWSC bit in the DSR (Table 5-18 on page 5-25) at the end of its IRQC service routine. IRQC should be enabled via the ICPL bit in the IPRC and made level-sensitive by clearing the ICTM bit in the IPRC. Software should verify that DWS is cleared before issuing an MDI reset.	 0 = No outstanding DWS-generated interrupt request (default). 1 = DSP has not serviced last DWS-generated interrupt.
DRS Bit 7	R	 DSP Reset State – Set by any DSP reset: MCU system reset DSP hardware reset (caused by setting the DHR bit in the MCR) MDI reset (caused by setting the MDIR bit in the MCR) DRS is cleared by DSP hardware as it completes the reset sequence. Software should ensure that DRS is cleared before accessing MDI shared memory. 	 0 = DSP has completed the most recent reset sequence. 1 = DSP has not completed the most recent reset sequence (default).
MSMP Bit 6	R	MCU Shared Memory Access Pending – Set by an MCU write to MDI shared memory. Cleared when write access is complete. Software should ensure that MSMP is cleared before issuing an MDI reset to ensure that no pending write is lost.	 0 = No outstanding MCU-MDI write (default). 1 = Last MCU write to MDI shared memory has not been completed.
DPM Bit 5	R	DSP Power Mode —Reflects the DSP mode of operation.	 0 = DSP is in normal or WAIT mode (default). 1 = DSP is in STOP mode.
MEP Bit 4	R	MCU-Side Event Pending —Set when the MCU sends an event update request to the DSP side. Cleared when the event update acknowledge has been received. An "event" is any hardware message that should be reflected in the DSR on the DSP-side (e.g., "transmit register 0 written"). Software should poll MEP until it is cleared before entering STOP mode. Reading the MSR to check the MEP bit should be the last MDI access before entering STOP, otherwise the MEP can be set as a result of that additional action. If MEP is not properly verified, entering the MCU STOP power mode may not to be reflected at the DSR.	 0 = Last event update request to DSP has been acknowledged. 1 = Event update request to DSP pending.
MF[2:0] Bits 2–0		MCU Flags —General-purpose flag bits reflecting the state of DMF[2:0] (DCR bits 2–0).	0 = Corresponding DMF bit cleared.1 = Corresponding DMF bit set.

1.

 $\begin{array}{l} R = Read \mbox{ only.} \\ R/1S = Read, \mbox{ or write with 1 to set (write with 0 ignored).} \\ R/1C = Read, \mbox{ or write with 1 to clear (write with 0 ignored).} \end{array}$

DSP56652 User's Manual



Freescale Semiconductor, Inc.

MDI Registers




Table 5-13. MTR1 Description

MTR1 is a 16-bit write-only register. Data written to MTR1 is reflected on the DSP side in DRR1. MTR1 and DRR1 are not double buffered. Writing to MTR1 overwrites the data in DRR1, clears the MCU Transmit Register 1 Empty bit (MTE1) in the MSR, and sets the DSP Receive Register 1 Full bit (DRF1) in the DSR. It can also trigger a receive interrupt on the DSP side if the DRIE1 bit in the DCR is set. A single 8-bit write to MTR1 also updates all status information.




Table 5-14. MTR0 Description

MTR0 is a 16-bit write-only register. Data written to MTR0 is reflected on the DSP side in DRR0. MTR0 and DRR0 are not double buffered. Writing to MTR0 overwrites the data in DRR0, clears the MCU Transmit Register 0 Empty (MTE0) bit in the MSR, and sets the DSP Receive Register 0 Full bit (DRF0) in the DSR. It can also trigger a receive interrupt on the DSP side if the DRIE0 bit in the DCR is set. A single 8-bit write to MTR0 also updates all status information.




Table 5-15. MRR1 Description

MRR1 is a 16-bit read-only register that reflects the data written on the DSP side to DTR1. Reading MRR1 clears the MCU Receive Register 1 Full bit (MRF1) in the MSR and sets the DSP Transmit Register 1 Empty bit (DTE1) in the DSR. It can also trigger a transmit interrupt on the DSP side if the DTIE1 bit in the DCR is set. A single 8-bit read from MRR1 also updates all status information.




Table 5-16. MRR0 Description

MRR0 is a 16-bit read-only register that reflects the data written on the DSP side to DTR0. Reading MRR0 clears the MCU Receive Register 0 Full bit (MRF0) in the MSR and sets the DSP Transmit Register 0 Empty bit (DTE0) in the DSR. It can also trigger a transmit interrupt on the DSP side if the DTIE0 bit in the DCR is set. A single 8-bit read from MRR0 also updates all status information.

MDI Registers

5.6.2 DSP-Side Registers

DCR					DS	DSP-Side Control Register							X:\$FF8A			
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	DTIE0	DTIE1	DRIE0	DRIE1				MCIE						[DMF[2:	0]
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Note: The MDIPL bits in the Peripheral Interrupt Priority Register (IPRP) must written with a non-zero value in order to generate any of the interrupts enabled in the DCR (see page 7-7).

Name	Description	Settings
DTIE0 Bit 15	DSP Transmit Interrupt Enable 0—If DTIE0 is set, a transmit interrupt 0 request is generated when the DTE0 bit in the DSR is set. If DTIE0 bit is cleared, DTE0 is ignored and no transmit interrupt request 0 is issued.	 0 = Transmit interrupt 0 request disabled (default). 1 = Enabled.
DTIE1 Bit 14	DSP Transmit Interrupt Enable 1 —If DTIE1 is set, a transmit interrupt 1 request is generated when the DTE1 bit in the DSR is set. If DTIE1 bit is cleared, DTE1 is ignored and no transmit interrupt request 1 is issued.	 0 = Transmit interrupt 1 request disabled (default). 1 = Enabled.
DRIE0 Bit 13	DSP Receive Interrupt Enable 0 —When DRIE0 is set, a receive interrupt request 0 is issued when the DRF0 bit in the DSR is set. When DRIE0 is cleared, DRF0 is ignored and no receive interrupt request 0 is issued.	 0 = Receive interrupt 0 request disabled (default). 1 = Enabled.
DRIE1 Bit 12	DSP Receive Interrupt Enable 1 —When DRIE1 is set, a receive interrupt request 1 is issued when the DRF1 bit in the DSR is set. When DRIE1 is cleared, DRF1 is ignored and no receive interrupt request 1 is issued.	 0 = Receive interrupt 1 request disabled (default). 1 = Enabled.
MCIE Bit 8	MCU Command Interrupt Enable—If this bit is set, the MCP bit in the DSR is set, and the MNMI bit in the MCVR is clear, a maskable command interrupt is issued. If MNMI is set, MCIE is ignored. In this case, if the MCP bit in the DSR is set, a non-maskable interrupt is issued.	 0 = Maskable interrupts disabled (default). 1 = Maskable interrupts enabled.
DMF[2:0] Bits 2–0	DSP-to-MCU Flags —General-purpose flag bits that an in the MSR.	re reflected on the MCU side in the MF[2:0] bits

Freescale Semiconductor, Inc.



DSR	DSP-Side Status Register										X:\$FF8B					
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	DTE0	DTE1	DRF0	DRF1	DGIR0	DGIR1	DTIC	MCP	DWSC	MPM1	MPM0	DEP			DF[2:0]	
RESET	1	1	0	0	0	0	0	0	0	_	_	0	0	_	_	_

Table 5-18. DSR Description

Name	Type ¹	Description	Settings
DTE0 Bit 15	R	DSP Transmit Register 0 Empty —Indicates if the MCU has read the most recent transmission to MRR0. This bit is subject to DSP pipeline restrictions (See Table 5-6 on page 5-15.)	 0 = Last transmission to MRR0 has not been read 1 = Last transmission to MRR0 has been read (default).
DTE1 Bit 14	R	DSP Transmit Register 1 Empty —Indicates if the MCU has read the most recent transmission to MRR1. This bit is subject to DSP pipeline restrictions. (See Table 5-6 on page 5-15.)	 0 = Last transmission to MRR1 has not been read 1 = Last transmission to MRR1 has been read (default).
DRF0 Bit 13	R	DSP Receive Register 0 Full —Set when the MCU writes to MTR0, indicating to the DSP that the reflected data is available in DRR0. DRF0 is cleared when the DSP reads DRR0.	 0 = Latest DRR0 data has been read (default). 1 = New data in DRR0.
DRF1 Bit 12	R	DSP Receive Register 1 Full —Set when the MCU writes to MTR1, indicating to the DSP that the reflected data is available in DRR1. DRF1 is cleared when the DSP reads DRR1.	 0 = Latest DRR1 data has been read (default). 1 = New data in DRR1.
DGIR0 Bit 11	R/1S	DSP General Interrupt Request 0 —Setting this bit generates an interrupt request to the MCU if the MGIE0 bit in the MCR is set. It is reflected in the MGIP0 bit in the MSR. It is cleared when the MCU clears MGIP0, indicating to the DSP that the MCU has serviced the interrupt.	 0 = No interrupt request 0 (default). 1 = DSP has issued interrupt request 0.
DGIR1 Bit 10	R/1S	DSP General Interrupt Request 1 —Setting this bit generates an interrupt request to the MCU if the MGIE1 bit in the MCR is set. It is reflected in the MGIP1 bit in the MSR. It is cleared when the MCU clears MGIP1, indicating to the DSP that the MCU has serviced the interrupt.	 0 = No interrupt request 1 (default). 1 = DSP has issued interrupt request 1.
DTIC Bit 9	1S	DSP Protocol Timer Interrupt Clear —Used b service routine to clear the interrupt. Writing "1" thus deasserting IRQD (and IRQA, which is wir receive another interrupt. DTIC always reads ze	' to this bit clears the MTIR bit in the MSR, re-or'd to IRQD) and enabling MTIR to
MCP Bit 8	R	MCU Command Pending—Set when the MC bit in the MCVR is set (page 5-18); cleared when the interrupt generated by setting MC is serviced.	 0 = No outstanding DSP command interrupt (default). 1 = DSP command interrupt has been issued and has not been serviced.



MDI Registers

Name	Type ¹	Description	Settings					
DWSC Bit 7	1S	DSP Wake from STOP and Interrupt Clear —Used by the MDI Wake from STOP and general interrupt (IRQC) service routine to clear the interrupt. Writing "1" to this bit clears the DWS bit in the MSR, thus de-asserting IRQC (and IRQA) and enabling DWS to receive another interrupt.						
MPM[1:0] Bits 6–5	R	MCU Power Mode—Reflect the MCU power mode.	00 = STOP 01 = WAIT 10 = DOZE 11 = Normal					
DEP Bit 4	R	DSP-Side Event Pending—Set when the DSP sends an event update request to the MCU side. Cleared when the event update acknowledge has been received. An "event" is any hardware message that should be reflected in the MSR on the MCU-side (e.g., "transmit register 0 written"). Software should poll DEP until it is cleared before entering STOP mode. Reading the DSR to check the DEP bit should be the last MDI access before entering STOP, otherwise the DEP can be set as a result of that additional action. Allow three NOPs (or their equivalent timing) after an instruction that sets an event before DEP is updated to accommodate pipeline effects. Proper verification of DEP value can prevent loss of shared memory accesses and failure to inform the MCU side of events while the DSP is in STOP mode.	 0 = Last event update request to MCU has been acknowledged (default). 1 = Event update request to MCU pending. 					
DF[2:0] Bits 2–0	R	MCU Flags —Reflect the MDF[2:0] bits in the MSR.	0 = Corresponding MDF bit cleared.1 = Corresponding MDF bit set.					

Table 5-18. DSR Description (Continued)


1.

R = Read only. 1S = Write 1 only (write with 0 ingored). R/1S Read; write 1 only (write with 0 ingored)



Freescale Semiconductor, Inc.

MDI Registers







Chapter 6 External Interface Module

The EIM provides signals and logic to connect memory and other external devices to the DSP56652. EIM features include the following:

- Twenty-two-bit external address bus and 16-bit external data bus
- Six chip selects for external devices, each of which provides
 - A 4-Mbyte range
 - Programmable wait state generator
 - Selectable protection
 - Programmable data port size
 - General output signal if not used as a chip select
- External or internal boot ROM device selection
- Bus watchdog counter for all bus cycles
- External monitoring of internal bus cycles

Figure 6-1 shows a block diagram of the EIM.




Figure 6-1. EIM Block Diagram






Figure 6-2 shows an example of an EIM interface to memory and peripherals.

Figure 6-2. Example EIM Interface to Memory and Peripherals



6.1 EIM Signals

The EIM signal descriptions in Section 2.4, "External Interface Module," are repeated and expanded in Table 6-1 for convenience.

Signal Name	Туре	Reset State	Signal Description
A0-A21	Output	Driven low	Address bus —These signals specify the address for external memory accesses. If there is no external bus activity, A0–A21 remain at their previous values to reduce power consumption.
D0–D15	Input/ Output	Input	Data bus —These signals provide the bidirectional data bus for external memory accesses. They remain in their previous logic state when there is no external bus activity to reduce power consumption.
R/W	Output	Driven high	Read/write —This signal indicates the bus access type. A high signal indicates a bus read. A low signal indicates a write to the bus. This signal can also be used as a memory write enable (WE) signal. When accessing a peripheral chip, the signal acts as a read/write.
EB0	Output	Driven high	Enable byte 0 —When driven low, this signal indicates access to data byte 0 (D8–D15) during a read or write cycle. This pin may also act as a write byte enable, if so programmed.
EB1	Output	Driven high	Enable byte 1 —When driven low, this signal indicates access to data byte 1 (D0–D7) during a read or write cycle. This pin may also act as a write byte enable, if so programmed.
ŌE	Output	Driven high	Output Enable —When driven low, this signal indicates that the current bus access is a read cycle and enables slave devices to drive the data bus with a read.
MOD	Input	Input	 Mode Select—This signal selects the MCU boot mode during hardware reset. It should be driven at least four CKIL clock cycles before RESET_OUT is deasserted. MOD driven high—MCU fetches the first word from internal MCU ROM. MOD driven low—MCU fetches the first word from the external memory (CS0).
CSO	Output	Chip-driven	Chip select 0 —This signal is asserted low based on the decode of the internal address bus bits A[31:24] and the state of the MOD pin at reset. It is often used as the external flash memory chip select. After reset, CS0 access has a default of 15 wait states and a port size of 16 bits.
CS1-CS4	Output	Driven high	Chip selects 1–4 —These signals are asserted low based on the decode of the internal address bus bits A[31:24] of the access address. When not configured as chip selects, these signals become general purpose outputs (GPOs). After reset, these signals are GPOs that are driven high.
CS5	Output	Driven low	Chip select 5 —This signal is asserted high based on the decode of the internal address bus bits A[31:24] of the access address. When not configured as a chip select, this signal functions as a GPO. After reset, this signal is a GPO that is driven low.

Table 6-1.	EIM Signal	Description
	Envi Orginar	Description



Chip Select Address Ranges

6.2 Chip Select Address Ranges

Each of the six chip select signals corresponds to a 16-Mbyte block in the MCU address space. Note that only 22 address lines are available, so only the first four Mbytes in each chip select space can be addressed. An access above the 4-Mbyte limit modulo-wraps back into the addressable space and is not recommended. Table 6-2 lists the allocated and addressable ranges for each chip select.

Chip Select	A[31:24]	Allocated Memory Space (16 Mbytes)	Addressable Range (4 Mbytes)
CS0	01000000	\$4000_0000-\$40FF_FFFF	\$4000_0000-\$403F_FFFF
CS1	01000001	\$4100_0000-\$41FF_FFFF	\$4100_0000-\$413F_FFFF
CS2	01000010	\$4200_0000-\$42FF_FFFF	\$4200_0000-\$423F_FFFF
CS3	01000011	\$4300_0000-\$43FF_FFFF	\$4300_0000-\$433F_FFFF
CS4	01000100	\$4400_0000-\$44FF_FFFF	\$4400_0000-\$443F_FFFF
CS5	01000101	\$4500_0000-\$45FF_FFFF	\$4500_0000-\$453F_FFFF

Table 6-2.	Chip Select Address Range
------------	---------------------------

6.3 EIM Features

This section discusses the following features of the EIM:

- Configurable bus sizing
- External boot ROM control
- Bus watchdog operation
- Error condition reporting
- External display of internal bus activity
- Emulation Port
- General-purpose outputs

6.3.1 Configurable Bus Sizing

The EIM supports byte, halfword, and word operands, allowing access to 8- and 16-bit ports. It does not support misaligned transfers. The port size for each chip select is programmed through the DSZ[1:0] bits in the associated CS control register. In addition, the portion of the data bus used for transfer to or from an 8-bit port is programmable via



the same bits. An 8-bit port can reside on external data bus bits D[15:8] or D[7:0]. Connecting 8-bit devices to D[15:8] reduces the load on the lower data lines.

A word access to or from an 8-bit port requires four bus cycles to complete. A word access to or from a 16-bit port requires two bus cycles to complete. A halfword access to or from an 8-bit port requires two bus cycles to complete. In a multi-cycle transfer, the lower two address bits (A[1:0]) are incremented appropriately.

The EIM contains a data multiplexer that routes the four bytes of the MCU interface data bus to their required positions for proper interface to memory and peripherals.

Table 6-3 summarizes the possible transfer sizes, alignments, and port widths as well as the SIZ1–SIZ0 signals, A1–A0 signals, and DSZ[1:0] bits used to generate them.

6.3.2 External Boot ROM Control

The MOD input signal is used to specify the location of the boot ROM device during hardware reset. If an external boot ROM is used instead of the internal ROM, the $\overline{CS0}$ output can be used to select the external ROM coming out of reset.

If MOD is driven low at least four CKIL clock cycles before $\overline{\text{RESET}_OUT}$ deassertion, the internal MCU ROM is disabled and $\overline{\text{CS0}}$ is asserted for the first MCU cycle. The MCU fetches the reset vector from address \$0 of the $\overline{\text{CS0}}$ memory space, which is located at the absolute address \$4000_0000 in the MCU address space. The internal MCU ROM is disabled for the first MCU cycle only and is available for subsequent accesses. Out of Reset, $\overline{\text{CS0}}$ is configured for 15 wait states and a 16-bit port size. If MOD is driven high at least four CKIL clock cycles before $\overline{\text{RESET}_OUT}$ deassertion, the internal ROM is enabled and the MCU fetches the reset vector from internal ROM at address \$0000_0000.

6.3.3 Bus Watchdog Operation

The EIM contains a bus watchdog timer that monitors the length of all request accesses from the MCU. If an access does not terminate (i.e., the bus watchdog timer does not receive an internal Transfer Acknowledge (\overline{TA}) signal or Transfer Error Acknowledge (\overline{TEA}) signal) within 128 clock cycles of being initiated, the bus watchdog timer expires and forces the access to be terminated by negating the Chip Select output and any control signals that were asserted during the access. The bus watchdog timer then asserts a \overline{TEA} signal back to the MCU, resulting in an access error exception. The bus watchdog timer is automatically reset after the terminate its access to the MCU, or if the MCU accesses an unmapped location, the bus watchdog times out and prevents the MCU from locking up.



EIM Features

Table 6-3.	Interface Requirements for Read and Write Cycles
------------	--

Transfer		Signal E	ncoding		Port Width	Ac	tive Interface	Bus Sectior	us Sections ¹	
Size	SIZ1	SIZ0	A 1	A0	DSZ[1:0]	Internal D[31:24]	Internal D[23:16]	Internal D[15:8]	Internal D[7:0]	
Byte	0	1	0	0	00	D[15:8]	_		_	
					01	D[7:0]	_	-	_	
					10	D[15:8]	_	-	_	
			0	1	00	_	D[15:8]	-	_	
					01	_	D[7:0]	-	_	
					10	_	D[7:0]	-	_	
			1	0	00	_	_	D[15:8]	_	
					01	_	_	D[7:0]	_	
					10	_	_	D[15:8]	_	
			1	1	00	_	_	-	D[15:8]	
					01	_	_	-	D[7:0]	
					10	_	_	_	D[7:0]	
Halfword	1	0	0	x	00	D[15:8]	D[15:8]	_	_	
					01	D[7:0]	D[7:0]	-	_	
					10	D[15:8]	D[7:0]	_	_	
			1	x	00	_	_	D[15:8]	D[15:8]	
					01	_	—	D[7:0]	D[7:0]	
					10	_	—	D[15:8]	D[7:0]	
Word	0	0	х	x	00	D[15:8]	D[15:8]	D[15:8]	D[15:8]	
					01	D[7:0]	D[7:0]	D[7:0]	D[7:0]	
					10	D[15:8]	D[7:0]	D[15:8]	D[7:0]	

1. Bytes labeled with a dash are not required. They are ignored on read transfers and driven with undefined data on write transfers.



6.3.4 Error Conditions

The following conditions cause a Transfer Error Acknowledge ($\overline{\text{TEA}}$) to be asserted to the MCU:

- An access to a disabled chip-select (i.e., an access to a mapped chip-select address space where the CSEN bit in the corresponding CS control register is clear).
- A write access to a write-protected chip-select address space (i.e., the WP bit in the corresponding CS control register is set).
- A user access to a supervisor-protected chip-select address space (i.e., the SP bit in the corresponding CS control register is set).
- A bus watchdog time-out when an access does not terminate within 128 clocks of being initiated.
- A user access to a supervisor-protected internal ROM, RAM, or peripheral space (i.e., the corresponding SP bit in the EIM Configuration register is set).

6.3.5 Displaying the Internal Bus (Show Cycles)

Although the MCU can transfer data between internal modules without using the external bus, it may be useful to display an internal bus cycle on the external bus for debugging purposes. Such external bus cycles, called show cycles, are enabled by the SHEN[1:0] bits in the EIM Configuration Register (EIMCR).

When show cycles are enabled, the EIM drives the internal address bus A[21:0] onto the external address bus pins A21–A0. In addition, the internal data bus D[31:16] or D[15:0] is driven onto the external data bus pins D15–D0 according to the HDB bit in the EIMCR.

6.3.6 Programmable Output Generation

Any chip select signal except $\overline{\text{CS0}}$ can be used as general-purpose output by clearing the CSEN bit in the corresponding CS control register. (When the CSEN bit in the CS0 register is cleared, $\overline{\text{CS0}}$ is inactive.)



Semiconductor, Inc.

reescale

EIM Features

6.3.7 Emulation Port

The DSP56652 provides a six-pin Emulation Port for debugging to provide information about the data size and pipeline status of the current bus cycle. The SIZ[1:0] pins indicate the data size using the encoding shown in Table 6-4. The PSTAT[3:0] pins provide pipeline information as shown in Table 6-5. The Emulation Port is enabled by the EPEN bit in the EIMCR and serve as GPIO pins if the port is not enabled.

SIZ1	SIZ0	Transfer Size
0	0	Word (32 bits)
0	1	Byte (8 bits)
1	0	Halfword (16 bits)
1	1	Reserved

Table 6-4. SIZ[1:0] Encoding

PSTAT3	PSTAT2	PSTAT1	PSTAT0	Internal Processor Status
0	0	0	0	Execution Stalled
0	0	0	1	Execution Stalled
0	0	1	0	Execute Exception
0	0	1	1	Reserved
0	1	0	0	Processor in Stop, Wait, or Doze mode
0	1	0	1	Execution Stalled
0	1	1	0	Processor in Debug Mode
0	1	1	1	Reserved
1	0	0	0	Launch instruction ¹
1	0	0	1	Launch ldm, stm, ldq, stq
1	0	1	0	Launch Hardware Accelerator instruction
1	0	1	1	Launch Irw
1	1	0	0	Launch change of Program Flow instruction
1	1	0	1	Launch rte or rfi
1	1	1	0	Reserved
1	1	1	1	Launch jmpi or jsri

6-8



1. Except rte, rfi, ldm, stm, ldq, stq, lrw, hardware accelerator, or change of flow instructions

6.4 EIM Registers

CSCI CSCI CSCI CSCI CSCI	R1 R2 R3 R4				Cł Cł Cł Cł	Chip Select 0 Control Register Chip Select 1 Control Register Chip Select 2 Control Register Chip Select 3 Control Register Chip Select 4 Control Register Chip Select 5 Control Register						\$0020_1000 \$0020_1004 \$0020_1008 \$0020_1000 \$0020_1010 \$0020_1014					
	31–16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
			WSC	2[3:0]		wws	EDC	CSA	OEA	WEN	EBC	DSZ	[1:0]	SP	WP	PA	CSEN
RESET	CS0	1	1	1	1	1	0	0	0	0	1	1	0	0	0		1
	CS1	-	_	_	_	_	_	-	-	—	_	_	_	_	_	1	0
	CS2	_	-	_	_	_	_	_	-	_	_	-	_	_	_	1	0
	CS3	_	-	_	_	_	_	_	-	_	_	-	_	_	_	1	0
	CS4	_	_	_	_	_	_	_	_	_	_	_	_	_	_	1	0
	CS5	_	_	_	_	—	-	_	-	_	_	-	_	_	_	0	0

Table 6-6. CSCRn Description

Name	Description	Settings						
WSC[3:0] Bits15–12	Wait State Control Bits—Determine the number of wait states for an access to the external device							
	connected to the Chip Select. When WWS is cleared, setting WSC[3:0] = 0000 results in		Nur	nber of	Wait St	ates		
	one-clock transfers, WSC[3:0] = 0001 results in two-clock transfers, and WSC[3:0] = 1111 results in 16-clock transfers. When WSC[3:0] = 0000, the WEN, OEA, and CSA bits are ignored.	WSC [3:0]	WWS = 0		WWS = 1			
		[]	Read	Write	Read	Write		
		0000	0	0	0	1		
		0001	1	1	1	2		
		0010	2	2	2	3		
		:	:	:	:	:		
		1101	13	13	13	14		
		1110	14	14	14	15		
		1111	15	15	15	15		



EIM Registers

Name	Description	Settings
wws Bit 11	Write Wait State—Specifies whether an additional wait state is inserted for write cycles. When WWS is set, an additional wait state is inserted for write cycles (unless WSC[3:0] = 1111, which results in a 16- clock cycle write time, regardless of the WWS bit). Read cycles are not affected. When this bit is cleared, reads and writes are of the same length. Setting this bit is useful for writing to slower memories (such as Flash memories) that require additional data setup time.	 0 = Reads and writes are same length. 1 = Writes have an additional wait state (except when WSC[3:0] = 1111).
EDC Bit 10	Extra Dead Cycle —When set, inserts an idle cycle after a read cycle for back-to-back external transfers, unless the next cycle is a read cycle to the same \overline{CS} bank to eliminate data bus contention. This is useful for slow memory and peripherals that have long \overline{CS} or \overline{OE} to output data tri-state times.	 0 = Back-to-back external transfers occur normally. 1 = Extra idle cycle inserted in back-to-back external transfers unless the next cycle is a read cycle to the same CS.
CSA Bit 9	Chip Select Assert —When CSA is set, Chip Select is asserted one clock cycle later during both read and write cycles, and an idle cycle is inserted between back-to-back external transfers. Useful for devices that require additional address setup time and address/data hold times. If WSC[3:0] = 0000, the CSA bit is ignored.	 0 = Chip Select asserted normally (i.e., as early as possible); no idle cycle inserted. 1 = Chip Select asserted one cycle later; idle cycle inserted in back-to-back external transfers.
OEA Bit 8	\overrightarrow{OE} Assert—When OEA is set, \overrightarrow{OE} is asserted one half-clock later during a read to the CS's address space. Cycle length is not affected, and write cycles are not affected. If WSC[3:0] = 0000, OEA is ignored and \overrightarrow{OE} is asserted for half a clock only. If EBC in the corresponding register is cleared, the $\overrightarrow{EBO-1}$ outputs are similarly affected.	 0 = OE asserted normally (i.e., as early as possible). 1 = OE asserted one half cycle later during a read.
WEN Bit 7	Write EB Negate—When WEN is set, $\overline{EB0-1}$ are negated one half-clock earlier during a write to the CS's address space. Cycle length is not affected, and read cycles are not affected. If WSC[3:0] = 0000, WEN is ignored and is $\overline{EB0-1}$ are asserted for half a clock only. WEN is useful for meeting data hold time requirements for slow memories.	 0 = EB0-1 negated normally (i.e., as late as possible). 1 = EB0-1 negated one half cycle earlier during a write.
EBC Bit 6	Enable Byte Control —When EBC is set, only write accesses assert the EB0–1 outputs, thus configuring them as byte write enables. EBC should be set for accesses to dual x8 memories.	$0 = \overline{EB0-1}$ asserted for both reads and writes. 1 = \overline{EB0-1} asserted for writes only.
DSZ[1:0] Bits 5–4	Data Port Size—These bits define the width of the device data port.	00 = 8-bit port on D[15:8] pins. 01 = 8-bit port on D[7:0] pins. 10 = 16-bit port on D[15:0] pins. 11 = Reserved.

Table 6-6. CSCRn Description (Continued)



Name	Description	Settings
SP Bit 3	Supervisor Protect—Prohibits User Mode accesses to the CS address space. When SP is set, a read or write to the CS space while in User Mode generates a TEA error and the CS signal is not asserted.	0 = User Mode access allowed.1 = User Mode access prohibited.
WP Bit 2	Write Protect—Prohibits writes to the CS address space. When WP is set, a write attempt to the CS space generates a TEA error and the CS signal is not asserted.	0 = Writes allowed.1 = Writes prohibited.
PA Bit 1	Pin Assert —Controls the Chip Select pin when it is operating as a general-purpose output (i.e., the CSEN bit is cleared). This bit is ignored if the CSEN bit is set. Note that Chip Select 0 does not have a PA bit.	0 = CS pin at logic low. 1 = CS pin at logic high.
CSEN Bit 0	Chip Select Enable —When CSEN is set, the CS pin is asserted during an access to its address space. When CSEN is cleared, an access to the CS address space generates a TEA error and the CS pin is not asserted.	0 = CS pin disabled. 1 = CS pin enabled.

Table 6-6.	CSCRn	Description	(Continued)
------------	-------	-------------	-------------

Motorola



EIM Registers

EIMC	EIMCR EIM Configuration Register						\$0020_1018			
	BIT 31		7	6	5	4	3	2	1	BIT 0
				EPEN	SPIPER	SPRAM	SPROM	HDB	SHE	N1[:0]
RESET		0		0	1	1	1	0	0	0

Table 6-7. EIMCR Description

Name	Description	Settings		
EPEN Bit 6	Emulation Port Enable —Controls the functions of the Emulation Port pins, SIZ[1:0] and PSTAT[3:0].	 0 = Pins function as GPIO (default). 1 = Emulation Port drives the pins with the MCU SIZ[1:0] and PSTAT[3:0] signals. 		
SPIPER Bit 5	Supervisor Protect Internal Peripheral— Prohibits User Mode access to all internal peripheral space. When SPIPER is set, a read or write to the internal peripheral space while in User Mode generates a TEA error. This bit does not affect CSCR0–5 or EIMCR, which can only be accessed in supervisor mode.	 0 = User Mode access to internal peripherals allowed. 1 = User Mode access to internal peripherals prohibited (default). 		
SPRAM Bit 4	Supervisor Protect Internal RAM—Prohibits User Mode access to internal RAM. When SPRAM is set, a read or write to the internal RAM while in User Mode generates a TEA error.	 0 = User Mode access to internal RAM allowed. 1 = User Mode access to internal RAM prohibited (default). 		
SPROM Bit 3	Supervisor Protect Internal ROM—Prohibits User Mode access to internal ROM. When SPROM is set, a read or write to the internal ROM while in User Mode generates a \overline{TEA} error.	 0 = User Mode access to internal ROM allowed. 1 = User Mode access to internal ROM prohibited (default). 		
HDB Bit 2	High Data Bus —selects the internal halfword to be placed on the external data bus during a Show Cycle. This bit is ignored when SHEN[1:0] are cleared.	0 = Lower halfword (D[15:0]) (default). 1 = Upper halfword (D[31:16]).		
SHEN[1:0] Bits 1–0	Show Cycle Enable – These bits enable the internal buses to be reflected on the external buses during accesses to internal RAM, ROM, or peripherals. They can also delay internal termination to the MCU during idle cycles caused by EDC or CSA being set (page 6-10). This ensures that all internal transfers can be externally monitored, although this setting can impact performance.	 00 = Show cycles disabled (default). 01 = Show cycles enabled. Internal termination to the MCU during idle cycles caused by EDC or CSA being set is not delayed, and internal transfers that occur during these EDA/CSA idle cycles will not be visible externally. 10 = Show cycles enabled. Internal termination to the MCU during idle cycles caused by EDC or CSA being set is delayed by one cycle. This ensures that all internal transfers can be externally monitored, at the expense of performance. 11 = Reserved. 		






Table 6-8. QDDR Description

Name	Description	Settings
EMDD[5:0] Bits 7–0	Emulation Port Data Direction[5:0] —determines whether each pin functions as an input or an output when the port functions as GPIO (Emulation Port is disabled).	0 = Input (default) 1 = Output




Table 6-9. **QPDR** Description

Name	Description
EMD[5:0] Bits 7–0	Emulation Port GPIO Data [5:0] —Each of these bits contains data for the corresponding Emulation Port pin if the port is configured as GPIO. Writes to EMDR are stored in an internal latch, and driven on any port pin configured as an output. Reads of this register return the value sensed on input pins and the latched data driven on outputs.





Chapter 7 Interrupts

This section describes both the MCU and DSP interrupt controllers, including the various interrupt and exception sources and how they are configured and prioritized. The Edge I/O port, which provides eight pins for external MCU interrupts, is also described.

7.1 MCU Interrupt Controller

The MCU interrupt controller combines the speed of a highly microcoded architecture with the flexibility of polling techniques commonly employed in RISC designs. The result is a centralized mechanism that permits polling and prioritizing of the 32 interrupt sources with minimal software overhead. This mechanism includes the following features:

- **Find-First-One instruction.** This instruction provides a fast mechanism to prioritize pending interrupt requests. It scans the contents of a register and reports the position of the most significant set bit.
- **Highest priority status.** Any interrupt can be configured as the highest priority, in which case it is assigned a vectored interrupt. Directly-vectored interrupts can be serviced with fewer instructions than autovectored interrupts, because polling to determine the interrupt's source is not required. For more information refer to the *M*•*CORE Reference Manual*.
- Alternate register set. The MCU provides an alternate register set for interrupts, including general registers, status register and program counter, eliminating the need to save program context to the stack.
- **Fast interrupts.** Critical interrupts can be processed using separate, dedicated program counter and status shadow registers not used by the other interrupts. Any source can be programmed to generate a normal or fast interrupt.
- Individual enable bits. Each interrupt source is individually configured.

7.1.1 Functional Overview

The MCU interrupt controller is comprised of six registers:




Semiconductor, Inc.

reescale

MCU Interrupt Controller

- ISR—The Interrupt Source Register reflects the current state of all interrupt sources within the chip.
- NIER—The Normal Interrupt Enable Register provides a centralized place to enable/disable interrupt requests and to assign interrupt sources to a normal interrupt.
- NIPR—The Normal Interrupt Pending Register reflects the current state of all pending non-masked normal interrupt requests.
- FIER—The Fast Interrupt Enable Register provides a centralized place to enable/disable interrupt requests and to assign interrupt sources to a fast interrupt.
- FIPR—The Fast Interrupt Pending register reflects the current state of all pending non-masked fast interrupt requests.
- ICR—The Interrupt Control Register selects the highest priority interrupt and its vector.

Figure 7-1 is a block diagram of the MCU interrupt controller.



7.1.2 Exception Priority


The MCU core imposes the following priority (from highest to lowest) among the various exceptions:

• Hardware Reset



- Software Reset
- Hardware Breakpoint
- Fast Interrupt
- Normal Interrupt
- Instruction Generated Exceptions
- Trace

The interrupt controller registers prioritize the peripheral interrupts by designating each request as either an autovectored normal interrupt, autovectored fast interrupt, or vectored fast interrupt. Figure 7-2 illustrates the priority mechanism in flowchart format.





7.1.3 Enabling MCU Interrupt Sources

Three steps are required to enable MCU interrupt sources:

1. Assign each interrupt to either normal or fast processing, and set the appropriate bits in the NIER or FIER.

Each interrupt source can be assigned to either of two interrupt request inputs, normal or fast. Fast requests are serviced before normal requests; there is no difference in latency.

0
-
ō
÷.
0
5
7
Ē
ō
ŏ
Ξ
N
0
W
Y
Ē.



Freescale Semiconductor, Inc.

MCU Interrupt Controller

The choice of interrupt request for each source depends on several factors driven by the end application, including:

- Rate of service requests
- Latency requirements
- Access to the alternate register bank
- Length of service routine
- Total number of interrupt sources in the system

Each interrupt source is enabled as a normal or fast interrupt by setting the appropriate bit in either the NIER or FIER. The enable bit should not be set in both registers simultaneously or both a normal and fast interrupt request will be generated.

- 2. Enable interrupts in the core by setting the following bits in the M•CORE Program Status Register:
 - Exception Enable (EE)
 - Interrupt Enable (IE)
 - Fast Interrupt Enable (FE)

Refer to the *M*•*CORE Reference Manual* for more information on this register.

Steps 1 and 2 are normally done once during system initialization.

3. For each source from which interrupts are to be used, program the appropriate peripheral registers to generate interrupt requests.

7.1.4 Interrupt Sources

Table 7-1 lists each MCU interrupt source, the ISR bit that indicates when the interrupt is asserted, and a page reference to the register that enables the interrupt. Several interrupt sources are logically ORed because there are more sources than there are inputs to the interrupt controller. In these cases, the peripheral's status register must be queried to determine the source of the interrupt within the peripheral.

Interrupt Source	Remarks	_	Bit & No.	Source(s)	Where Enabled	Page
MDI ¹	6 ORed	MDI	23	MCU Transmit Interrupt 0, 1 MCU Receive Interrupt 0, 1 MCU General Interrupt 0, 1	MCR	5-19

Table 7-1.	MCU	Interrupt	Sources

7-4

DSP56652 User's Manual



Interrupt Source	Remarks	1	Bit & No.	Source(s)	Where Enabled	Page
Edge I/O port ^{1,2}	8 separate	INT7 - INT0	12–5	INT7–INT0 Pin Asserted	-	1
QSPI	4 ORed	QSPI	24	QSPI HALT Command QSPI Trigger Collision QSPI Queue Pointer Wraparound	SPCR	8-13
				End of Transfer	QSPI Control RAM	8-22
PIT	1 separate	PIT	16	Periodic Interrupt Timer = 0	PITCSR	9-3
GPT	8 ORed	TPW	17	PWM Count Rollover GP Timer Count Overflow PWM Output Compare Input Capture 1, 2, 4 Output Compare 1, 3	TPWIR	9-16
Protocol Timer	· · · ·	PT2– PT0	28–2 6	PT Events mcu_int 2, 1, 0	PTIER	10-18
		PTM	25	PT Error PT HALT Command PT Reference Slot Counter = 0 PT Channel Frame Counter = 0 PT Channel Time Interval Counter = 0		
UART	2 separate + 2 ORed	URX	31	UART Receiver Ready	UCR1	11-11
	2 Oneu	UTX	29	UART Transmitter Ready UART Transmitter Empty		
		URT S	13	RTS Pin State Change		
SmartCard	1 separate + 4 ORed	SMP C	30	SIM Sense Change	SCPIER	12-13
		SCP	22	SCP Transmit Complete SCP Receive FIFO Not Empty SCP Receive FIFO Full SCP Receive Error		
Keypad Interface	1 separate	KPD	14	KPD Key Closure	KPCR	13-5
Software	3 separate	S2–S 0	2–0	Software Interrupts 2, 1, 0	-	1

1. The MDI and Edge I/Ointerrupts are asynchronous. All other interrupts are synchronous.

2. The Edge I/O interrupts can be edge- or level-sensitive. All other interrupts are level-sensitive only.

MCU Interrupt Controller

7.1.5 MCU Interrupt Registers

Note:	All Interrupt Contro	oller registers requir	e full 32-bit accesses.
-------	----------------------	------------------------	-------------------------

ISR	Interrupt Source Register													\$0020_0000		
	BIT 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	BIT 16
	URX	SMPC	UTX	PT2	PT1	PT0	PTM	QSPI	MDI	SCP					TPW	PIT
RESET ¹	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
		KPD	URTS	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0			S2	S1	S0
RESET ¹	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

1. The state of each defined bit out of reset is determined by the interrupt request input of the associated peripheral; normally, the request is inactive.

The ISR is a read-only that reflects the status of all interrupt request inputs to the interrupt controller. The requests are synchronized so that reading the ISR always returns a stable value. All unused bits always read as 0, except for S[2:0], which always read as 1. Writes to this register have no effect.

Name	Bit(s)	Interrupt Source	Setting
URX	31	UART Receiver Ready	0 = No interrupt request. 1 = Interrupt request pending.
SMPC	30	SIM Position Change	i – interrupt request pending.
UTX	29	UART Transmitter (2 ORed)	
PT2-0	28–26	Protocol Timer 2–0	
РТМ	25	Protocol Timer (5 ORed)	
QSPI	24	QSPI (4 ORed)	
MDI	23	MDI (6 ORed)	
SCP	22	SCP (3 ORed)	
TPW	17	Timer/PWM (8 ORed)	
PIT	16	PIT	
KPD	14	Keypad Interface	
URTS	13	UART RTS	
INT7–0	12–5	External Interrupt 7–0	
S2–0	2–0	Software Interrupt 2–0	

Table 7-2. ISR Description



NIER	2			No	orma	Inter	rrupt	Enab	le Re	egiste	er			:	\$00	20_0	0004
	BIT 31	30	29	28	27	26	25	24	23	22	21	20	19		18	17	BIT 16
	EURX	ESMPC	EUTX	EPT2	EPT1	EPT0	EPTM	EQSPI	EMDI	ESCP						ETPW	EPIT
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0
								•	_		_				•		
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	5	2	1	BIT 0
		EKPD E	URTS	EINT7	EINT6	EINT5	EINT4	EINT3	EINT2	EINT1	EINT0				ES2	ES1	ES0
RESET	0	0	0	0	0	0	0	0	0	0	0	0	C)	0	0	0
FIER				F	ast I	nterri	upt E	nable	Reg	jister				ę	\$00	20_0	8000
	BIT 31	30	29	28	27	26	25	24	23	22	21	20	19	9	18	17	BIT 16
	EFURX	EFSMPC	EFUTX	EFPT2	EFPT1	EFPT0	EFPTM	1 EFQSI		DIEFSC	P				E	EFTPW	EFPIT
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0	0
	BIT 15	14	13	12	11	10	9	8	7	6	5		4	3	2	1	BIT 0
		EFKPD	FURTS	EFINT7	EFINT	6 EFINT	5 EFINT	4 EFINT	3 EFINT	2 EFIN		то			NES	2NES1	NES0
RESET	0	0	0	0	0	0	0	0	0	0	0		0	0	0	0	0

The NIER is used to enable pending interrupt requests to the core. Each defined bit in this register corresponds to an MCU interrupt source. If an interrupt is asserted and the corresponding NIER bit is set, the interrupt controller asserts a normal interrupt request to the core. If the corresponding NIER bit is cleared (i.e., if the interrupt is masked), the interrupt is not passed to the core and does not affect the high priority interrupt circuit. All interrupts are masked out of reset.

Register bits corresponding to unused interrupts may be read and written but have no affect on interrupt controller operation. Only word writes will update the NIER. Byte or half-word writes will terminate normally, but will not update the register.

The FIER works identically to the NIER, except that a fast interrupt is generated for a given request rather than a normal interrupt. Care should be taken to avoid setting the same bit position in both registers or both a normal and fast interrupt will be generated.

MCU Interrupt Controller

N	ame	Bit(s)	Interrupt	Setting
NIER	FIER			
EURX	EFURX	31	UART Receiver Ready	0 = Interrupt source masked.
ESMPC	EFSMPC	30	SCP Position Change	1 = Interrupt source enabled.
EUTX	EFUTX	29	UART Transmitter	
EPT2–0	EFPT2–0	28–26	Protocol Timer 2–0	1
EPTM	EFPTM	25	Protocol Timer Interrupts	
EQSPI	EFQSPI	24	QSPI	
EMDI	EFMDI	23	MDI	
ESCP	EFSCP	22	SCP RxD, TxD, or Error	-
ETPW	EFTPW	17	Timer/PWM	-
EPIT	EFPIT	16	PIT	
EKPD	EFKPD	14	Keypad Interface	1
EURTS	EFURTS	13	UART RTS	1
EINT7–0	EFINT7–0	12–5	External Interrupt 7–0	1
ES20 ¹	EFS2-0 ¹	2–0	Software Interrupts	1

Table 7-3. NIER/FIER Description

1. Setting any of the software interrupt enable bits (ES2–0, NES2–0) immediately generates an interrupt to the MCU.



NIPR	l	Normal Interrupt Pending Register													\$0020_000C		
	BIT 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	BIT 16	
	NURX	NSMPC	NUTX	NPT2	NPT1	NPT0	NPTM	NQSPI	NMDI	NSCP					NTPW	NPIT	
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0	
		NKPD	NURTS	NINT7	NINT6	NINT5	NINT4	NINT3	NINT2	NINT1	NINTO			NS2	NS1	NS0	
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

The NIPR is used to monitor impending normal interrupts. Writes to this register are ignored. All unused bits always read as 0, except for bits 2–0, which always read as 1.

FIPR		Fast Interrupt Pending Register													\$0020_0010			
	BIT 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	BIT 16		
	FURX	FSMPC	FUTX	FPT2	FPT1	FPT0	FPTM	FQSPI	FMDI	FSCP					FTPW	FPIT		
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0		
		FKPD	FURTS	FINT7	FINT6	FINT5	FINT4	FINT3	FINT2	FINT1	FINT0			FS2	FS1	FS0		
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

The FIPR works in the same fashion as the NIPR to monitor fast interrupts.

N	ame	Bit(s)	Interrupt	Setting
NIPR	FIPR			
NURX	FURX	31	UART Receiver Ready	0 = No interrupt request.
NSMPC	FSMPC	30	SIM Position Change	1 = Interrupt request pending.
NUTX	FUTX	29	UART Transmitter	
NPT2-0	FPT2–0	28–26	Protocol Timer 2–0	
NPTM	FPTM	25	Protocol Timer Interrupts	
NQSPI	FQSPI	24	QSPI	
NMDI	FMDI	23	MDI	
NSCP	FSCP	22	SCP RxD, TxD, or Error	
NTPW	FTPW	17	Timer/PWM	
NPIT	FPIT	16	PIT	
NKPD	FKPD	14	Keypad Interface	
NURTS	FURTS	13	UART RTS	
NINT7–0	FINT7–0	12–5	External Interrupt 7-0	
NS2-0	FS2–0	2–0	Software Interrupt 2–0	

Table 7-4. NIPR and FIPR Description



Freescale Semiconductor, Inc.

DSP Interrupt Controller

ICR	Interrupt Control Register													\$0020_0014		
	BIT 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	BIT 16
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	EN					Sou	rce Nur	nber				Vec	tor Num	nber		
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The ICR selects a fast interrupt source to elevate to the highest priority, and specifies the vector to be used to service the interrupt. Only word writes will update the ICR. Byte or half-word writes will terminate normally, but will not update the register.

Table 7	7 -5.	ICR	Descri	iption
---------	--------------	-----	--------	--------

Name	Description	Settings						
EN Bit 15	Enable Highest Priority Interrupt Hardware	0 = Priority hardware disabled (default).1 = Priority hardware enabled.						
Bits 11–7	Source Number-Bit position of source to raise to the	ne highest priority.						
Bits 6–0	Vector Number —Vector number to supply when highest priority interrupt is pending. Refer to the M•CORE Reference Manual for the appropriate vector number.							

7.2 DSP Interrupt Controller

The interrupt controller on the DSP side of the DSP56652 is based on the 56600 core. Its operation is described in Section 7.3 of the *DSP56600 Family Manual*.

7.2.1 DSP Interrupt Sources

Table 7-6 on page 7-11 lists all of the DSP interrupt sources according to their interrupt vectors. The vectors are offsets from the program address written to the Vector Base Address (VBA) register in the program control unit.

If more than one interrupt request is pending when an instruction is executed, the interrupt source with the highest priority level is serviced first. When multiple interrupt requests having the same IPL are pending, a second fixed-priority structure within that IPL determines which interrupt source is serviced. Table 7-7 shows the relative priority order of the DSP interrupts. Priority level 3 is the highest, and 0 the lowest. Level 3 vectors cannot change their priority level, but all other vectors can be assigned a level of 0, 1, or 2. The table lists these vectors in their relative priority if they are assigned the same priority level.



Freescale Semiconductor, Inc.

 $\overline{\text{IRQA}}$ - $\overline{\text{D}}$ are wired internally as shown in Figure 7-3. $\overline{\text{IRQA}}$ is the DSP wake from stop interrupt, and is wire-ORed to the other three interrupts because they are all intended to wake the DSP as well. $\overline{\text{IRQA}}$ should be disabled by clearing IPRC bits 10–9.




Figure 7-3. Internal IRQA–D Connection

VBA Offset	IPL	Interrupt Source	VBA Offset	IPL	Interrupt Source		
\$00	3	Reserved	\$40	0 - 2	SAP Receive Data		
\$02	3	Stack Error	\$42	0 - 2	SAP Receive Data With Overrun Error		
\$04	3	Illegal Instruction	\$44	0 - 2	SAP Receive Last Slot		
\$06	3	Debug Request Interrupt	\$46	0 - 2	SAP Transmit Data		
\$08	3	Trap	\$48	0 - 2	SAP Transmit Data with Underrun Error		
\$0A-\$0E	3	Reserved	\$4A	0 - 2	SAP Transmit Last Slot		
\$10	0 -	IRQA ¹	\$4C	0 - 2	SAP Timer Counter Rollover		
\$12	0 -	IRQB (DSP_IRQ)	\$4E	0 - 2	Reserved		
\$14	0 -	IRQC (MDI)	\$50	0 - 2	BBP Receive Data		
\$16	0 -	IRQD (Protocol Timer)	\$52	0 - 2	BBP Receive Data With Overrun Error		
\$18	0 -	Reserved	\$54	0 - 2	BBP Receive Last Slot		
\$1A	0 -	Reserved	\$56	0 - 2	BBP Receive Frame Counter		
\$1C	0 -	Reserved	\$58	0 - 2	BBP Transmit Data		
\$1E	0 -	Reserved	\$5A	0 - 2	BBP Transmit Data with Underrun Error		
\$20	0 -	Protocol Timer CVR0	\$5C	0 - 2	BBP Transmit Last Slot		
\$22	0 -	Protocol Timer CVR1	\$5E	0 - 2	BBP Transmit Frame Counter		

Table 7-6.	DSP	Interrupt	Sources
		monupe	0001000



DSP Interrupt Controller

VBA Offset	IPL	Interrupt Source	VBA Offset	IPL	Interrupt Source
\$24	0 -	Protocol Timer CVR2	\$60	0-2/3	MDI MCU default command / MCU NMI ²
\$26	0 -	Protocol Timer CVR3	\$62	0 - 2	MDI Receive 0
\$28	0 -	Protocol Timer CVR4	\$64	0 - 2	MDI Receive 1
\$2A	0 -	Protocol Timer CVR5	\$66	0 - 2	MDI Transmit 0
\$2C	0 -	Protocol Timer CVR6	\$68	0 - 2	MDI Transmit 1
\$2E	0 -	Protocol Timer CVR7	\$6A\$F	0 - 2	Reserved
\$30	0 -	Protocol Timer CVR8			
\$32	0 -	Protocol Timer CVR9			
\$34	0 -	Protocol Timer CVR10			
\$36	0 -	Protocol Timer CVR11			
\$38	0 -	Protocol Timer CVR12			
\$3A	0 -	Protocol Timer CVR13			
\$3C	0 -	Protocol Timer CVR14			
\$3E	0 -	Protocol Timer CVR15			

Table 7-6. DSP Interrupt Sources (Continued)

1. IRQA should be disabled.

Any Interrupt starting address (including a reserved address) can be used for MCU NMI (IPL = 3) or the MCU command interrupt (IPL = 0-2). These interrupts are issued by setting the appropriate bits in MCVR. See Table 5-10 on page 5-18.



	Level 3 (Nor	-maskable)											
Highest	Hardware RESET												
	Stack Error												
	Illegal Instruction												
	Debug Request Interrupt												
	Тгар												
Lowest	est MDI MCU NMI												
	Levels 0, 1, 2 (Maskable)												
Highest	IRQA		Protocol Timer CVR0										
	IRQB - from DSP_IRQ pin		Protocol Timer CVR1										
	IRQC - from MDI		Protocol Timer CVR2										
	IRQD - from Protocol Timer		Protocol Timer CVR3										
	MDI MCU command		Protocol Timer CVR4										
	BBP Receive Data with Overrun Error		Protocol Timer CVR5										
	BBP Receive Data		Protocol Timer CVR6										
	BBP Receive Last Slot		Protocol Timer CVR7										
	BBP Receive Frame Counter		Protocol Timer CVR8										
	BBP Transmit Data with Underrun Error		Protocol Timer CVR9										
	BBP Transmit Last Slot		Protocol Timer CVR10										
	BBP Transmit Data		Protocol Timer CVR11										
	BBP Transmit Frame Counter		Protocol Timer CVR12										
	SAP Receive Data with Overrun Error		Protocol Timer CVR13										
	SAP Receive Data		Protocol Timer CVR14										
	SAP Receive Last Slot		Protocol Timer CVR15										
	SAP Transmit Data with Underrun Error		MDI Receive 0										
	SAP Transmit Last Slot		MDI Receive 1										
	SAP Transmit Data		MDI Transmit 0										
	SAP Timer Counter Rollover	Lowest	MDI Transmit 1										

Table 7-7. Interrupt Source Priorities within an IPL

7.2.2 Enabling DSP Interrupt Sources

Two steps are required to enable DSP interrupt sources:

1. Assign the desired priority level to each peripheral and write to the Peripheral Interrupt Priority Register (IPRP).

Each of the four peripherals that can interrupt the DSP (MDI, PT, SAP, and BBP) as well as the MDI Command interrupt can be assigned a priority level from 0 (lowest) to 2

-
0
-
_
0
ŏ
U
(Å
U
Π
6
5
0
9
LL.



DSP Interrupt Controller

(highest). This assignment is done by writing to the IPRP. The choice of priority level for each peripheral depends on several factors driven by the end application, including:

- Rate of service requests
- Latency requirements
- Access to the alternate register bank
- Length of service routine
- Total number of interrupt sources in the system

This step is normally done once during system initialization.

2. Program the appropriate peripheral registers to generate the desired interrupt requests.

7.2.3 DSP Interrupt Control Registers

IPRP)		Interrupt Priority Register, Peripherals												X:\$FFFE		
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0	
							MDIP	L[1:0]	PTPI	_[1:0]	SAPP	L[1:0]	BBPP	L[1:0]	MDC	PL[1:0]	
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Table 7-8. IPRP Description

Name	Description	Setting
MDIPL[1:0] Bits 9–8	MDI Interrupt Priority Level	00 = Disabled (default). 01 = Priority level 0. 10 = Priority level 1.
PTPL[1:0] Bits 7–6	Protocol Timer Interrupt Priority Level	11 = Priority level 2.
SAPPL[1:0] Bits 5–4	SAP Interrupt Priority Level	
BBPPL[1:0] Bits 3–2	BBP Interrupt Priority Level	
MDCPL[1:0] Bits 1–0	MDI Command Priority Level	



IPRC	;	Interrupt Priority Register, Core													X:\$FFFF		
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0	
					IDTM	IDPL	[1:0]	ICTM	ICPL	[1:0]	IBTM	IBPL	[1:0]	IATM	IAP	L[1:0]	
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Table 7-9. IPRC Description

Name	Description	Setting
IDTM Bit 11	Interrupt D Trigger Mode—Should remain level-sensitive.	0 = Level-sensitive (default). 1 = Edge sensitive.
ICTM Bit 8	Interrupt C Trigger Mode—Should remain level-sensitive.	
IBTM Bit 5	Interrupt B Trigger Mode—Should remain level-sensitive.	
IATM Bit 2	Interrupt A Trigger Mode	
IDPL[1:0] Bits 10–9	Interrupt D Priority Level—This interrupt should be enabled before the DSP enters STOP mode.	00 = Disabled (default). 01 = Priority level 0. 10 = Priority level 1.
ICPL[1:0] Bits 7–6	Interrupt C Priority Level—This interrupt should be enabled before the DSP enters STOP mode.	11 = Priority level 2.
IDPL[1:0] Bits 4–3	Interrupt B Priority Level —This interrupt is generated by the DSP_IRQ pin. It should be activated using a software protocol between the DSP and the external source, signaling the external device when to deassert the interrupt.	
IAPL[1:0] Bits 1–0	Interrupt A Priority Level—This interrupt should remain disabled.	

7.3 Edge Port

The Edge Port (EP) consists of eight GPIO pins, INT7–0, each of which can generate an interrupt if the associated bit in the NIER or FIER is set. This port is controlled by four configuration registers:

- EPPAR—The EP Pin Assignment Register configures the trigger mechanism for each pin: level-sensitive or rising and/or falling edge triggered.
- EPFR—The EP Flag Register contains bits that are set when the associated Edge I/O inputs are triggered.
- EPDDR—The EP Data Direction Register configures each pin as either an input or output.

Edge Port

• EPDR—The EP Data Register serves as a GPIO buffer. A write to this register determines the data driven on output pins; data received on input pins can be read from this register.

A diagram of an Edge I/O pin is shown in Figure 7-4.




Figure 7-4. Edge I/O Pin



Freescale Semiconductor, Inc.

EPP/	AR			E	dge F	Port F	Pin A	\$0020_9000								
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	EPP	A7	EPF	PA6	EPF	PA5	EPI	PA4	EPF	PA3	EPF	PA2	EPI	PA1	EP	PA0
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 7-10. EPPAR Description

Name	Description	Settings
EPPA7-0	Edge Port Pin Assignment 7–0 —Each pair of bits determines the trigger mechanism for an Edge I/O input. Interrupt requests are always generated from this block, but may be masked within the MCU interrupt controller. The functionality of this register is independent of the programmed pin direction.	 00 = Level-sensitive (default). 01 = Rising edge-sensitive. 10 = Falling edge-sensitive. 11 = Both rising and falling edge-sensitive.
	Pins configured as level-sensitive are inverted so that a logic low on the external pin represents a valid interrupt request. Level-sensitive interrupt inputs are not latched. The interrupt source must assert the signal until it is acknowledged by software to guarantee that a level-sensitive interrupt request is acknowledged. Pins configured as edge-sensitive interrupts are latched and need not remain asserted. Pins programmed as edge-detecting are monitored regardless of the configuration as input or output.	




Table 7-11. EPDDR Description

Name	Description	Settings
EPDD[7:0] Bits 7–0	Each of these bits controls the data direction of the corresponding Edge I/O pin. Pin direction is independent of its programmed level/edge mode.	0 = Input (default) 1 = Output



Freescale Semiconductor, Inc.

Edge Port

EPD	R				Edge Port Data Register											9004
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
									EPD7	EPD6	EPD5	EPD4	EPD3	EPD2	EPD1	EPD0
RESET	0	0	0	0	0	0	0	0	_	_	_	_	_	_	_	_

Table 7-12. EPDR Description

Name	Description
EPD[7:0] Bits 7–0	Each of these bits contains data for the corresponding Edge I/O pin. Writes to EPDR are stored in an internal latch and driven on any port pin configured as an output. Reads of this register return the value sensed on input pins and the latched data driven on outputs.

EPFR Ec						dge	dge Port Flag Register							\$0020_9006			
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0	
									EPF7	EPF6	EPF5	EPF4	EPF3	EPF2	EPF1	EPF0	
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Table 7-13. EPFR Description

Name	Description
EPF7–0 Bits 7–0	Edge Port Flag 7–0 —Each bit in this register is set when the associated pin detects the edge input programmed in the corresponding EPPA bit. The bit remains set until it is cleared by writing a "1" to it. A pin configured as level-sensitive does not affect this register. A write to EPDR that triggers a pin's level or edge will set the corresponding EPF bit. The outputs of this register drive the corresponding input of the interrupt controller for those bits configured as edge detecting.



Chapter 8 Queued Serial Peripheral Interface

The Queued Serial Peripheral Interface (QSPI) is a full-duplex synchronous serial interface providing SPI-compatible data transfer between the DSP56652 and up to five peripherals. Four prioritized data queues (Queue3–Queue0; Queue3 is highest priority) can be triggered by the protocol timer and the MCU. Each queue can contain several sub-queues, and each sub-queue can be transferred to any of the five peripherals. The queues can be variable sizes of 8- or 16-bit multiples.

Note: A *queue* is defined as a series of data that is transferred sequentially. Data can be 8 or 16 bits, and each data entry occupies a 16-bit location in QSPI Data RAM. Each datum in an 8-bit data queue occupies the lower byte of its RAM location; the upper byte is zero-filled.

A *sub-queue* is a sequence of data within a queue that is transmitted without interruption.



8.1 Features

The primary QSPI features include the following:

- Full-duplex, three wire synchronous transfers
- Half-duplex, two wire synchronous transfers
- End-of-transfer interrupt flag
- Programmable serial clock polarity and serial clock phase
- Programmable delay between chip-select and serial clock
- Programmable baud rates
- Programmable queue lengths and continuous transfer mode
- Programmable peripheral chip-selects
- Programmable queue pointers
- Four transfer activation triggers
- Programmable delay after transfer
- Automatic loading of programmable address at end of queue
- Pause enable at queue entry boundaries

Several of these features are not found on standard SPIs and are further described below.

8.1.1 Programmable Baud Rates

Each of the peripheral chip-select lines in the QSPI has its own programmable baud rate. The frequency of the internally-generated serial clock can range from MCU_CLK to $(MCU_CLK \div 504)$.

8.1.2 Programmable Queue Lengths and Continuous Transfers

The number of entries in a queue is programmable, allowing the QSPI to transfer up to 63 halfwords or bytes without MCU intervention. Continuous transfers of information to several peripherals can be activated with a single trigger, resulting in greatly reduced MCU/QSPI interaction.

8.1.3 Programmable Peripheral Chip-Selects

Five chip-select pins are provided for connection to up to five SPI peripherals. Software can activate any one pin at a given time, and each pin can be programmed to be active high or active low. The active chip-select signal can be changed at any time, including during a queue transfer.



8.1.4 Programmable Queue Pointers

Each of the four queues has a programmable queue pointer that contains the RAM address for the next data to be transmitted or received. The MCU can configure the QSPI to switch from one task to another by writing the address of the next task to the queue pointer during queue setup.

8.1.5 Four Transfer Activation Triggers

QSPI transfers are activated by any of four transfer triggers from the protocol timer or the MCU. Each timer or MCU transfer trigger initiates a transfer of successive data from RAM, starting at the address pointed to by the queue pointer for that trigger.

8.1.6 Programmable Delay after Transfer

Some serial peripherals require additional chip-select hold time after a transfer is completed. To simplify the interface to these devices, a delay of 1 to 128 serial clock cycles between queues can be programmed at the completion of a queue transfer.

8.1.7 Loading a Programmable Address at the End of Queue

A queue can be configured so that its last data entry is written to its queue pointer, thus programming the start address for the next queue trigger from the queue itself. This enables wrapping to the beginning of the queue or branching from one sequence to another when a new transfer trigger activates the queue.

8.1.8 Pause Enable at Queue Entry Boundaries

A queue transfer can be programmed to terminate at queue entry boundaries by inserting a PAUSE command in the control halfword of the queue entry at that boundary. This feature enables each of the four transfer triggers to provide programmable multiple-task support and considerably reduces MCU intervention.

8.2 **QSPI Architecture**

This section describes the QSPI pins, control registers, functional modules, and special-purpose RAM. Most of these components are shown in the QSPI flow diagram in Figure 8-1.

The QSPI port can also function as GPIO, which is governed by three control registers that are also described.



QSPI Architecture

8.2.1 QSPI Pins

The QSPI pin description in Section 8.2 is repeated in Table 8-1 for convenience. All pins are GPIO when not programmed otherwise, and default as general-purpose inputs after reset.

Note: The DSP56652 QSPI always functions as SPI master.

Signal Name	Туре	Reset State	Signal Description
SPICS0- SPICS4	Output	GPI	Serial peripheral interface chip select 0–4 —These output signals provide chip select signals for the Queued Serial Peripheral Interface (QSPI). The signals are programmable as active high or active low. SPICS0–3 have internal pull-up resistors, and SPICS4 has an internal pull-down resistor.
SCK	Output	GPI	Serial clock —This output signal provides the serial clock from the QSPI for the accessed peripherals. The delay (number of clock cycles) between the assertion of the chip select signals and the first transmission of the serial clock is programmable. The polarity and phase of SCK are also programmable.
MISO	Input	GPI	Synchronous master in slave out —This input signal provides serial data input to the QSPI. Input data can be sampled on the rising or falling edge of SCK and received in QSPI RAM most significant bit or least significant bit first.
MOSI	Output	GPI	Synchronous master out slave in —This output signal provides serial data output from the QSPI. Output data can be sampled on the rising or falling edge of SCK and transmitted most significant bit or least significant bit first.

Table 8-1. Serial Control Port Signals






Figure 8-1. QSPI Signal Flow

8.2.2 Control Registers

A brief summary of the control registers for QSPI and GPIO operation is given below. More detailed descriptions can be found in Section 8.4 on page 8-12.

The QSPI uses the following control registers:

- SPSR—The Serial Peripheral Status Register indicates which of the four queues is active, executing or has ended a transfer with an interrupt. It also contains flags for a HALT request acknowledge, trigger collision, or queue pointer wraparound.
- SPCR—The Serial Peripheral Control Register enables QSPI operation, enables the four queues, sets the polarity of the five chip selects, enables trigger accumulation (queue 1 only), initiates a QSPI HALT, selects QSPI behavior in DOZE mode, and enables interrupts for HALT acknowledge, trigger collision and queue wraparound.
- QCR3–0—Each of Queue Control Registers 3–0 contains the queue pointer for its associated queue, enables use of the last data entry in the queue as the start address of the next queue, and determines if the queue responds to a HALT at the next sub-queue boundary or queue command. QCR1 also contains a counter for a trigger accumulator.
- SCCR4–0—Each of Serial Channel Control Registers 4–0 controls the serial clock frequency, phase, and polarity for its associated channel, the delay between chip-select assertion and the serial clock activation, the delay between chip-select deassertion and the start of the next transfer, and the order of data transmission (least significant bit first or last).

These registers determine the GPIO functions of the QSPI pins:

- QPCR—The QSPI Port Configuration Register configures each of the eight pins as either QSPI or GPIO.
- QDDR—The QSPI Data Direction Register determines if each pin that is configured as GPIO is an input or an output.
- QPDR—The QSPI Port Data Register contains the data that is latched on each GPI pin and written to each GPO pin.



8.2.3 Functional Modules

The QSPI functional modules include the following:

- The **chip select module** uses data from a queue's control RAM entry to select the appropriate SPICS pin and Serial Channel Control Register (SCCR) for the serial transfer of the queue entry.
- The **serial clock generator** derives the serial clock SCK from the system clock based on information in the active SCCR.
- The **shift-in register** uses SCK to shift in received data bits at the MISO pin and assembles the bits into a received data halfword or byte. When the last bit is received the data is immediately latched in the receive buffer so that the shift in register can receive the next data with no delay.
- If receive is enabled, the **receive buffer** latches each received byte or halfword from the shift in register and writes it to the QSPI Data RAM at the address contained in the queue pointer in the queue's QCR.
- The **shift-out register** uses SCK to shift out transmitted data bits at the MOSI pin. It loads the next data from the transmit buffer to be transferred immediately after the last bit of the current datum is sent, enabling smooth transmission with no delay.
- The **transmit buffer** holds the next byte or halfword to be transmitted. While the current datum is being transmitted, the QSPI loads the next datum to the transmit buffer from Data RAM. The address of the next datum is contained in the queue pointer in the queue's QCR.

8.2.4 RAM

There are two byte-addressable QSPI RAM segments:

- The **Data RAM** is a 64 × 16 bit block that stores transmitted and received QSPI data. The MCU writes data to be transmitted in the Data RAM. If receive is enabled, the QSPI writes received data from the receive buffer to the Data RAM, overwriting the transmitted data. The MCU can then read the received data from RAM.
- The **Control RAM** is a 64 × 16 bit block that contains a control halfword for each datum in the Data RAM. The control information includes chip select or QSPI command (end of queue, end of transmission, or no activity), data width of a queue entry (8 or 16 bits), receive enable, and pause at end of a sub-queue.



Each datum and corresponding control halfword constitute a queue entry. The MCU initializes the Data RAM and the Control RAM by loading them with transmission data and queue transfer control information.

8.3 **QSPI** Operation

The QSPI operates in master mode and is always in control of the SPI bus. Data is transferred as either least or most significant bit first, depending on the LSBF*n* bit in SCCR*n*. A transfer can be either 8 or 16 bits, depending on the value of the BYTE bit for the queue entry. When the BYTE bit is set, the least significant byte of the Data RAM entry is transferred, and if receiving is enabled, the least significant byte of the data halfword is valid while the most significant byte is filled with 0s.

The QSPI has priority in using its internal bus. If an MCU access occurs while the QSPI is using the bus, the MCU waits for one cycle.

8.3.1 Initialization

The following steps are required to begin QSPI operation:

- 1. Write the QPCR to configure unused pins for GPIO and the rest for QSPI.
- 2. Write the SPCR to adjust Chip Select pin polarities and enable queues and interrupts.
- 3. Write the QCRs to initialize the queue pointers and determine behavior when executing queues are preempted.
- 4. Write the SCCR registers to adjust the baud rate, phase, polarity, and delays for the SCK for each CS pin, as well as the order bits are sent.
- 5. Write the Data RAM with information to be transmitted for each queue.
- 6. Write the Control RAM with control information for each queue, including
 - c. Data width (8 or 16 bits)
 - d. Enable data reception if applicable
 - e. Chip select or queue termination
- 7. Enable the QSPI by setting the QSPE bit in the SPCR.

At this point, the QSPI awaits a queue trigger to initiate a transfer.



8.3.2 Queue Transfer Cycle

A QSPI transfer is initiated by a transfer trigger. There are eight possible sources of transfer triggers, four from the MCU and four from the Protocol Timer. An MCU trigger is activated by writing to one of the four trigger addresses at \$0020_5FF8-\$0020_5FFE. The content of the write is ignored; the write itself is the trigger.

In normal operation, the following sequence occurs:

- 1. The MCU or Protocol Timer issues a transfer trigger.
- 2. The targeted queue becomes *active*. The QSPI asserts QA*n* in the SPSR. (The MCU has previously enabled operation for this queue by setting its enable bit QE*n* in the SPCR.)
- 3. If no higher priority queue is transferring data, the targeted queue begins *executing*. The QSPI asserts QX*n* in the SPSR.
- 4. The QSPI uses the queue pointer QPn in QCRn to determine the offset of the queue's entry in RAM.
- 5. The QSPI reads the datum and command halfword of the queue entry from RAM, and writes the datum to the transmit buffer.
- 6. The datum is latched into the shift-out register
- 7. The QSPI selects the peripheral chip-select line from the PCS field in the control halfword and asserts it.
- 8. The shift-out register uses SCK to shift its contents out to the peripheral through the MOSI pin.
- 9. Received datum is also clocked in to the shift-in register if the RE bit in the queue entry's control halfword is set.
- 10. As transfer begins, QP*n* is incremented, the next datum and control halfword are read from RAM, and the datum is latched in the transmit out buffer.
- 11. All 8 or 16 bits in the queue entry are transmitted. When the last bit is transferred, the next datum in the transmit buffer is immediately latched into the shift-out register and received datum, if any, is immediately latched to the receive buffer so that there is no delay between transfers.

Steps 7–11 repeat until the cycle is ended or broken by a QSPI command, a higher priority QSPI trigger, or a power-down mode.



QSPI Operation

8.3.3 Ending a Transfer Cycle

A transfer cycle ends when all data in the queue has been transferred. This condition is indicated in the last control halfword by either setting the PAUSE bit or programming the PCS field with NOP or EOQ (refer to the Control RAM description on page 8-22).

8.3.3.1 PAUSE

At the completion of transfer of each queue entry, the QSPI checks whether the PAUSE bit is set in the control halfword for that entry. If so, the QSPI assumes it has reached the end of the programmed queue and clears the QAn and the QXn flags. If EOTIE is detected in the PCS field of the control halfword for that queue entry, the QSPI sets the EOTn flag in the SPSR and generates an interrupt to the MCU. If the PAUSE bit is cleared, the QSPI continues the transfer process.

8.3.3.2 NOP and EOQ

Each time the QSPI loads a queue entry from RAM (step 5 or 10 in the transfer cycle on page 8-9) it checks for EOQ (end of queue) or NOP (no operation) in the PCS field. If the QSPI detects one of these codes, it assumes it will reach the end of the programmed queue after it completes the transfer of the current datum and clears the QA*n* and QX*n* flags. If EOTIE is detected for the present queue entry, the QSPI asserts the EOT*n* flag and generates an interrupt to the MCU.

The EOQ command can also be used to program the next entry point for the queue without MCU intervention. If LEn in QCRn is set when a cycle terminates with EOQ, the QSPI writes the 6 least significant bits of the queue entry's datum into the QPn field of QCRn.

8.3.4 Breaking a Transfer Cycle

Normally, once a queue is started, transfer continues until an end of queue is indicated. When the queue completes its transfer, the next active queue with the highest priority begins execution. However, a queue can be interrupted at a sub-queue boundary to enable a higher priority queue to execute rather than waiting for the current queue to finish. If a higher priority queue is triggered while a lower priority queue is executing and the HMD bit of the lower priority queue's QCR is cleared, the QSPI suspends the execution of the lower priority queue. The QA bit of the suspended queue remains set, and the QSPI resumes execution of the lower priority queue after it has completed the execution of the higher priority queue.

A *sub-queue boundary* is a queue entry whose control halfword contains a cleared CONT bit and/or a PCS field that activates a different SPICS line than the currently active one.



Setting the CONT bit keeps the current chip select line active. Clearing the CONT bit deasserts the current chip-select line and stops the current transfer. If the CONT bit is set and the chip selection in the next queue entry is different than that of the present one, the chip select line remains active between queue entry transfers and is deactivated two MCU_CLK cycles before the new chip select line for the next queue entry is activated.

If both the CONT bit and the PAUSE bit in the queue entry's control halfword are set, or if EOQ is detected in the next control halfword, the chip select line also continues to be activated after the sub-queue/queue transfer has been completed.

8.3.5 Halting the QSPI

When the MCU wants to "soft disable" the QSPI at a queue boundary, it asserts the HALT bit in SPCR. If the QSPI is in the process of transferring a queue, it suspends the transfer at the next sub-queue or queue boundary, depending on the queue's HMD bit. It then asserts the HALTA bit in the SPSR and QSPI operation stops. If the HLTIE bit in the SPCR is set, asserting HALTA generates an interrupt to the MCU. The QSPI state machines and the QSPI registers are not reset during the HALT process, and the QSPI resumes operation where it left off when the MCU deasserts HALTA. During the HALT mode, the QSPI continues to accept new transfer triggers from the protocol timer and MCU, and the MCU can access any of the QSPI registers and RAM addresses.

The MCU can immediately disable the QSPI by clearing the QSPE bit in the SPCR. All QSPI state machines and the SPSR are reset. Data in an ongoing transfer can be lost, and the external SPI device can be disrupted.

8.3.6 Error Interrupts

If a queue pointer contains \$3F when the next control halfword is fetched and the QP is not loaded from the data halfword, it wraps around to \$00 and the QPWF flag in the SPSR is set. If the WIE bit in the SPCR is set, an interrupt is generated to the MCU.

If a trigger for a queue occurs while the queue is active the TRC flag in the SPSR is set. If the TRCIE bit in the SPCR is set, an interrupt is generated to the MCU.

8.3.7 Low Power Modes

If the QSPI detects a DOZE signal and the DOZE bit in the SPCR is set, the QSPI halts its operation as if the HALT bit had been set. When the MCU exits DOZE mode, it must clear the HALTA bit to resume QSPI operation.



When the QSPI detects a STOP signal, it halts immediately by shutting off its clocks. The status of the QSPI is left unchanged, but any ongoing transfer is lost and the peripheral can be disrupted.

8.4 **QSPI Registers and Memory**

This section describes the QSPI control registers, data and control RAM, and GPIO registers. These areas are summarized in Table 8-2.

Address ¹	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CONT. RAM \$000 - \$07F										BYTE	RE	PAUSE	CONT	PCS /	EOTIE / EOQ	NOP /
\$080 - \$3FF		Reserved														
DATA RAM \$400 - \$47F	MOST SIGNIFICANT BYTE									LEAST SIGNIFICANT BYTE						
\$480 - \$EFF							F	Reserved	1							
QPCR \$F00									PC7 (SCK)	PC6 (MOSI)	PC5 (MISO)	PC4 (CS4)	PC3 (CS3)	PC2 (CS2)	PC1 (CS1)	PC0 (CS0)
QDDR \$F02									PD7 (SCK)	PD6 (MOSI)	PD5 (MISO)	PD4 (CS4)	PD3 (CS3)	PD2 (CS2)	PD1 (CS1)	PD0 (CS0)
QPDR \$F04									D7 (SCK)	D6 (MOSI)	D5 (MISO)	D4 (CS4)	D3 (CS3)	D2 (CS2)	D1 (CS1)	D0 (CS0)
SPCR \$F06	CSPOL4	CSPOL3	CSPOL2	CSPOL1	CSPOL0	QE3	QE2	QE1	QE0	HLTIE	TRCIE	WIE		HALT	DOZE	QSPE
QCR0 \$F08	LE0	HMD0											Q	P0		
QCR1 \$F0A	LE1	HMD1						TRC	NT1		QP1					
QCR2 \$F0C	LE2	HMD2									QP2					
QCR3 \$F0E	LE3	HMD3											Q	P3		
SPSR \$F10	QX3	QX2	QX1	QX0	QA3	QA2	QA1	QA0		HALTA	TRC	QPWF	EOT3	EOT2	EOT1	EOT0
SCCR0 \$F12	CPHA0	CKPOL0	LSBF0		DATR0			CSCKD)		SCKDF0					
SCCR1 \$F14	CPHA1	CKPOL1	LSBF1		DATR1			CSCKD [.]	1	SCKDF1						
SCCR2 \$F16	CPHA2	CKPOL2	LSBF2		DATR2			CSCKD2	2			:	SCKDF2	2		
SCCR3 \$F18	CPHA3	CKPOL3	LSBF3		DATR3			CSCKD	3			:	SCKDF	3		
SCCR4 \$F1A	CPHA4	CKPOL4	LSBF4		DATR4			CSCKD	1			:	SCKDF	1		
\$F1C - \$FF7							F	Reserved	t							
\$FF8						١	MCU Tri	gger for (Queue ()						
\$FFA						١	MCU Tri	gger for (Queue 1							
\$FFC						1	MCU Tri	gger for (Queue 2							
\$FFE						1	MCU Tri	gger for (Queue 3	}						



1. All addresses are offsets from \$0020_5000.

Go to: www.freescale.com



reescale Semiconductor, Inc.

8.4.1 QSPI Control Registers

The following registers govern QSPI operation:

- SPCR—Serial Port Control Register
- QCR0–3–QSPI Control Registers
- SPSR—Serial Port Status Register
- SCCR0-4-Serial Channel Control Registers

SPCI	R	Serial Port Control Register								\$00	020_5F06					
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	CSPOL4	CSPOL3	CSPOL2	CSPOL1	CSPOLO	QE3	QE2	QE1	QE0	HLTIE	TRCIE	WIE	TACE	HALT	DOZE	QSPE
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Note: Either the EQSPI bit in the NIER or the EFQSPI bit in the FIER must be set in order to generate any of the interrupts enabled in the SPCR (see page 7-7).

Name	Description	Settings
CSPOL[4:0] Bits 15–11	Chip Select Polarity[4:0]—These bits determine the active logic level of the QSPI chip select outputs.	0 = SPICSn is active low (default). 1 = SPICSn is active high.
QE[3:0] Bits 10–7	Queue Enable[3:0]—Each of these bits enables its respective queue to be triggered. If QEn is cleared, a trigger to this queue is ignored. If QEn is set, a trigger for Queue n makes Queue n active, and the QAn bit in the SPSR is asserted. Queue n executes when it is the highest priority active queue. Each of these bits can be set or cleared independently of the others.	 0 = Queue n is disabled (default). 1 = Queue n is enabled.
HLTIE Bit 6	HALTA Interrupt Enable —Enables an interrupt when the HALTA status flag in the SPSR asserted.	0 = Interrupt disabled (default). 1 = Interrupt enabled.
TRCIE Bit 5	Trigger Collision Interrupt Enable —Enables an interrupt when the TRC status flag in the SPSR is asserted.	0 = Interrupt disabled (default).1 = Interrupt enabled.
WIE Bit 4	Wraparound Interrupt Enable—Enables an interrupt when the QPWF status flag in the SPSR is asserted.	0 = Interrupt disabled (default). 1 = Interrupt enabled.
TACE Bit 3	Trigger Accumulation Enable —Enables trigger accumulation for Queue 1. The trigger count is contained in the TRCNT1 field in QCR1. When TACE is set, a trigger to Queue 1 increments TRCNT1, and completion of a Queue 1 transfer decrements TRCNT1. Note: This function and the TRCNT1 field in QCR1 are available only for Queue 1. Setting or clearing the TACE bit has no effect on Queues 3, 2, or 0.	 0 = Trigger accumulation is disabled and the TRCNT1 field is cleared (default). 1 = Trigger accumulation enabled.

Table 8-3. SPCR Description



Name	Description	Settings
HALT Bit 2	Halt Request — When the MCU sets the HALT bit, the QSPI finishes any ongoing serial transfer, asserts HALTA, and halts. If a queue is executing when HALT is asserted, the QSPI checks the value of the HMD bit in its 	0 = Normal operation. 1 = Halt request.
DOZE Bit 1	DOZE Enable —Determines the QSPI response to Doze mode. If the DOZE bit is set when DOZE mode is identified, the QSPI finishes any ongoing serial transfer and halts as if the HALT bit were set. When the DOZE mode is exited, the MCU must clear HALTA for the QSPI to resume operation. If the DOZE bit is cleared, DOZE mode is ignored.	 0 = QSPI ignores DOZE mode (default). 1 = QSPI halts in DOZE mode.
QSPE Bit 0	QSPI Enable – Setting QSPE enables QSPI operation.The QSPI begins monitoring transfer triggers from theProtocol Timer and the MCU. Both the QSPI and theMCU have access to the QSPI RAM.Clearing QSPE disables the QSPI. All QSPI statemachines and the status bits in the SPSR are reset;other registers are not affected. The MCU can use theQSPI RAM and access its registers, and all the QSPIpins revert to GPIO configuration, regardless of the valueof the QPCR bits.To avoid losing an ongoing data transfer and disruptingan external device, issue a HALT request and wait forHALTA before clearing QSPE. Pending transfer triggerswill still be lost.	 0 = QSPI disabled; QSPI pins are GPIO (default). 1 = QSPI enabled.

Table 8-3. SPCR Description (Continued)



QCR	0				Q	ueue	Con	trol F	Regis	ter 0				\$00)20_	5F08		
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0		
	LE0	HMD0											QI	P0				
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
QCR	QCR1 Queue Control Register								ter 1				\$00	20_	5 F0A			
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0		
	LE1	HMD1						TRC	NT1				QI	P1				
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
QCR	2				Q	ueue	Con	trol F	Regis	ter 2				\$00	0 0 20_5F0C			
	BIT 15																	
	DIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0		
	LE2	14 HMD2	13	12	11	10	9	8	7	6	5	4	3 QI		1	BIT 0		
RESET	LE2		13 0	12 0	11 0	10 0	9 0	8	7 0	6 0	5	4	-		1	BIT 0		
RESET	LE2	HMD2			0	0	0	0	0				QI	P2 0	0	_		
	LE2	HMD2			0	0	0	0	0	0			QI	P2 0	0	0		
	LE2 0 3	HMD2 0	0	0	0 Q	⁰ ueue	0 Con	o trol F	0 Regis	o ter 3	0	0	QI 0	P2 0 \$00 2	0 20_	0 5F0E		

The MCU can read and write QCR0–3. The QSPI can read these registers but can only write to the queue pointer fields, QP[5:0]. Writing to an active QCR is prohibited while it is executing a transfer. It is highly recommended that writing to the QCRs be done only when the QSPI is disabled or in HALT state.

Name	Description	Settings
LEn Bit 15	Load Enable for Queue n —Enables loading a new value to the queue pointer (QPn) of Queue n. If LEn is set when the QSPI reaches an End Of Queue (EOQ) command (PCS = 111 in the Queue n control halfword) the value of the least significant byte of the data halfword of that queue entry is loaded into QPn. This allows the next triggering of queue n to resume transfer at the address loaded from the data halfword.	0 = QP loading disabled (default). 1 = QP loading enabled.
HMDn Bit 14	Halt Mode for Queue n—Defines the point at which the execution of queue n is halted when the MCU sets the HALT bit in the SPCR or when a higher priority transfer trigger is activated.	 0 = Halts at any sub-queue boundary. 1 = Halts only at PAUSE, NOP, or EOQ.



Table 8-4.	QCR Description (Continued)
------------	------------------------------------

Name	Description	Settings					
TRCNT1 Bits 9-6	Trigger Count for Queue 1—When the TACE bit in the SPCR is set, trigger accumulation is enabled, and the TRCNT1 field can take values other than 0. If Queue 1 receives a transfer trigger while it is active (i.e., the QA1 bit in the SPSR is set), the TRCNT1 field is incremented. The TRCNT1 field is decremented when a Queue 1 transfer completes. As many as 16 triggers can be accumulated and subsequently processed. The TRCNT1 field cannot be incremented beyond the value of 1111 or decremented below 0. If a trigger for Queue 1 arrives when the TACE bit and all the bits of TRCNT field are set, the TRC flag in the SPSR is asserted to signify a trigger collision. If transfer of Queue 1 is completed when a the bits in TRCNT field are cleared, QA1 is deasserted. This field can only be read by the MCU; writes to this field are ignored. There is no TRCNT field in QCR0, QCR2, or QCR3. Bits 9–6 of these registers are reserved.						
QPn Bits 5–0	Queue Pointer for Queue n—This field contain associated queue. The MCU initializes the QP to queue n executes, the QPn is incremented each If an EOQ command is identified in the queue e asserted, the six least significant bits of the data QPn before queue execution is completed. This queue without MCU intervention. A write to the QP field while its queue is executi NOTE: The QP range is \$00–\$3F for 64 queue themselves are 16-bit halfwords that are byte-act is two times the number contained in QP.	o point to the first address in a queue. As a time a queue entry is fetched from RAM. ntry's control halfword, and the LEn bit is a halfword in the queue entry are loaded into initializes the queue pointer for the next ng is disregarded. entries. Because the queue entries					



SPSR Serial Port Status Register									\$00)20_!	5F10					
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	QX3	QX2	QX1	QX0	QA3	QA2	QA1	QA0		HALTA	TRC	QPWF	EOT3	EOT2	EOT1	EOT0
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The MCU can read the SPSR to obtain status information, and can write to it in order to clear the HALTA, TRC, QPWF, and EOT[3:0] status flags. Only the QSPI can assert bits in this register.

Name	Type 1	Description	Settings
QX[3:0] Bits 15–12	R	 Queue Executing—The QSPI sets a queue's QX bit when the queue begins execution, and clears the bit when queue execution stops. Queue execution begins when a queue is active and no higher priority (higher-numbered) queue is executing. Execution stops under any of the following circumstances: The queue transfer is completed and the queue becomes inactive A higher priority queue is asserted The MCU issues a HALT command. 	0 = Queue not executing (default).1 = Queue executing.
QA[3:0] Bits 11–8	R	Queue Active —The QSPI sets a queue's QA bit when it receives a transfer trigger for that queue, and clears the bit upon completion of the queue transfer.	0 = Queue not active (default).1 = Queue active.
HALTA Bit 6	R/1C	Halt Acknowledge Flag—The QSPI asserts this bit when it has come to an orderly halt at the request of the MCU via an assertion of the HALT bit. If the HALT bit is asserted while the QSPI is transferring a queue, the QSPI continues the transfer until it either reaches the first sub-queue boundary, or until it reaches a PAUSE, NOP, or EOQ command, depending on the value of the HMD bit for that queue. Then the QSPI asserts HALTA, clears the QX bit for the executing queue, and halts. If the HALT bit is asserted while the QSPI is idle, HALTA is asserted and the QSPI halts immediately. If the HLTIE bit is set in the SPCR, an interrupt is generated to the MCU when HALTA is asserted. The MCU clears HALTA by writing it with 1.	 0 = No Halt since last acknowledge or current halt has not been acknowledged (default). 1 = Current Halt has been acknowledged.

Table 8-5. SPSR Description



Name	Type 1	Description	Settings			
TRC Bit 5	R/1C	Trigger Collision —Asserted when a transfer trigger for one of the queues occurs while the queue is activated (QAn = 1). Software should allow sufficient time for a queue to finish executing a queue in normal operation before the queue is retriggered. If the TRCIE bit is set in the SPCR, assertion of the TRC bit generates an interrupt to the MCU. This bit can be cleared by the MCU by writing a value of logic 1 into it.	0 = No collision. 1 = A collision has occurred.			
		For Queue 1, TRC is only asserted when the trigger counter (TRCNT) = 1111b and a new trigger occurs.				
		The MCU clears TRC by writing it with 1.				
QPWF Bit 4	R/1C	Queue Pointer Wraparound Flag—If a queue pointer contains the value \$7F and is incremented to read the next word in the queue (step 10), the QP wraps around to address \$00 and QPWF is asserted. If the WIE bit in the SPCR has been set, an MCU interrupt is generated.	 0 = No wraparound. 1 = A wraparound has occurred. 			
		The MCU clears QPWF by writing it with 1.				
		Note: QPWF is not asserted when a QP is explicitly written with \$00 as a result of an EOQ command from Control RAM.				
EOT[3:0] Bits 3–0	R/1C	End of Transfer—When the PCS field of a queue entry is EOTIE (PCS = 110), the QSPI asserts the associated EOT bit and generates an interrupt to the MCU. Because the source for this interrupt is the execution of a command in RAM, it may be difficult in some cases to detect the control halfword that was the source for the interrupt.	0 = No end of transfer. 1 = End of transfer has occurred.			
		The MCU clears each EOT by writing it with 1.				

Table 8-5.	SPSR Description	(Continued)
------------	------------------	-------------

1. R = Read only.

R/1C = Read, or write with 1 to clear (write with 0 ingored).



SCC SCC SCC SCC	R1 R2 R3				Serial Serial Serial	Cha Cha Cha	nnel nnel nnel	Cont Cont Cont	trol R trol R trol R trol R trol R	egist egist egist	er 1 er 2 er 3			\$00 \$00 \$00)20_)20_)20_	5F12 5F14 5F16 5F18 5F18
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	CPHA	CKPOL	LSBF	D	ATR[2:	0]	CSCKD[2:0]					S	CKDF[6	:0]		
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Each of these registers controls the baud-rate, timing, delays, phase and polarity of the serial clock (SCK) and the bit order for a corresponding chips select line, SPICS0–4. The MCU has full access to these registers, while the QSPI has only read access to them. The MCU cannot write to the SCCR of an active line, and it is highly recommended that writes to the SCCRs only be done when the QSPI is disabled or in HALT state.

Table 8-6.	SCCR	Description
------------	------	-------------

Name	Description	Settings
CPHAn Bit 15	Clock Phase for SPICSn —Together with CKPOLn, this bit determines the relation between SCK and the data stream on MOSI and MISO. When the CPHAn bit is set, data is changed on the first transition of SCK when the SPICSn line is active. When the CPHAn bit is cleared, data is latched on the first transition of SCK when the SPICSn line is active. The timing diagrams for QSPI transfer when CPHAn is 0 and when CPHAn is 1 are shown in Figure 8-2 on page 8-21.	 0 = Data is changed on the first transition of SCK (default). 1 = Data is latched on the first transition of SCK.
CKPOLn Bit 14	Clock Polarity for SPICSn —Selects the logic level of SCK when the QSPI is not transferring data (the QSPI is inactive). When the CKPOLn bit is set, the inactive state for SCK is logic 1. When the CKPOLn bit is cleared, the inactive state for SCK is logic 0. CKPOL is useful when changes in SCK polarity are required while SPICSn is inactive. The timing diagrams for QSPI transfer when CKPOLn is 0 and when CKPOLn is 1 are shown in Figure 8-2 on page 8-21.	0 = Inactive SCK state = logic low (default). 1 = Inactive SCK state = logic high.



Name	Description	Settings 0 = MSB transferred first (default). 1 = LSB transferred first.					
LSBFn Bit 13	Transfer Least Significant Bit First for SPICSn—These bits select the order in which data is transferred over the MOSI and MISO lines when the SPICSn line is activated for the transfer. When the LSBFn is set, data is transferred least significant bit (LSB) first. When the LSBFn bit is cleared, data is transferred most significant bit (MSB) first. When the BYTE bit in the control halfword is asserted, only the least significant byte of the data halfword is transferred (the MSB is then bit 7), so the data must be right-aligned.						
DATRn[2:0] Bits 12–10	Delay After Transfer for SPICSn —These bits controls the delay time between deassertion of the associated SPICS line (when queue or sub-queue transfer is	DATR[2:0] CSCKD[2:0]	Delay (SCK Cycles)				
	completed), and the time a new queue	000	1 (default)				
	transfer can begin. Delay after transfer can be used to meet the deselect time	001	2				
	requirement for certain peripherals.	010	4				
CSCKDn[2:0]	CS Assertion to SCK Activation Delay-	011	8				
Bits 9–7	These bits control the delay time between the assertion of the associated chip-select pin	100	16				
	and the activation of the serial clock. This	101	32				
	enables the QSPI port to accommodate peripherals that require some activation time.	110	64				
		111	128				
SCKDFn[6:0] Bits 6–0	SCK Division Factor—These bits determine the baud rate for the associated peripheral.	SCK	DF Examples				
	The SCKDF field includes two division factors. The MSB (SCKDF6) is a prescaler bit	SCKDF[6:0]	Division Factor				
	that divides MCU_CLK by a factor of 4 if set	000_0000	2				
	or by 1 if cleared, while SCKDF[5:0] divide MCU_CLK by a factor of 1 to 63 (\$00-\$3E).	000_0001	4				
	There is an additional division by 2. The	000_0111	16				
	effective SCK baud rate is MCU_CLK	100_0000	8				
	(SCKDF[5:0] + 1) · (3 · SCKDF[6] + 1) · 2	100_1011	96				
	The lone exception is SCKDF[6:0] = \$7F, in	111_1110	504				
	which case SCK = MCU_CLK.	111_1111	1				

Table 8-6. SCCR Description (Continued)






Figure 8-2. QSPI Serial Transfer Timing



Semiconductor, Inc.

reescale

QSPI Registers and Memory

8.4.2 MCU Transfer Triggers


The last four 16-bit addresses in the utilized memory area, \$0020_5FF8 to \$\$0020_5FFE, are used for MCU triggers to Queue0–Queue3, respectively. When the MCU writes to one of these addresses, the QSPI generates a trigger for the appropriate queue in the same fashion as a protocol timer trigger. The content of the write is irrelevant.

8.4.3 Control And Data RAM

Data to be transferred reside in Data RAM, and each 16-bit data halfword has a corresponding 16-bit control halfword in Control RAM with the same address offset. Each data halfword / control halfword pair constitutes a queue entry. There are a total of 64 queue entries. The values in RAM are undefined at Reset and should be explicitly programmed.

8.4.3.1 Control RAM

Only the 7 LSBs (bits 6–0) of each 16-bit queue control halfword are used; the 9 MSBs (bits 15–7) of each control halfword always read 0. The MCU can read and write to control RAM, while the QSPI has read only access.



Name	Description	Settings
BYTE Bit 6	BYTE Enable —This bit controls the width of transferred data halfwords. When BYTE is set, the QSPI transfers only the 8 least significant bits of the corresponding 16-bit queue entry in Data RAM. If receiving is enabled, a received halfword is also 8 bits. The received byte is written to the least significant 8 bits of the data halfword, and the most significant byte of the data halfword is filled with 0s. When BYTE is cleared, the QSPI transfers the full 16 bits of the queue entry's data halfword.	 0 = 16-bit data transferred. 1 = 8-bit data transferred.
RE Bit 5	Receive Enable —This bit enables or disables data reception by the QSPI. The QSPI enables reception of data from the MISO pin for each queue entry in which the RE bit is set, and writes the received halfword into the data halfword of that queue entry. The received halfword will overwrite the transmitted data that was previously stored in that RAM address.	0 = Receive disabled.1 = Receive enabled.

Table 8-7. QSPI Control RAM Description



Name	Description		Settings		
PAUSE Bit 4	PAUSE —This bit specifies whether the QSPI pauses after the transfer of a queue entry. When the QSPI identifies an asserted PAUSE bit in a queue entry's control halfword, the QSPI recognizes that it has reached the end of a queue. After transfer of that queue entry, the QSPI terminates execution of the queue by clearing the associate QX and QA bits in SPSR. It then processes the next activated queue with the highest priority. When the QSPI identifies a cleared PAUSE bit, it proceeds to transfer the next entry in that queue.	0 = Not a queue boundary. 1 = Queue boundary.			
CONT Bit 3	Continuous Chip-Select —Specifies if the chip-select line is activated or deactivated between transfers. When the CONT bit is set, the chip-select line continues to be activated between the transfer of the present queue entry and the next one. When the CONT bit is cleared, the chip-select line is deactivated after the transfer of the present queue entry.		ate chip select. hip select active.		
PCS[2:0]	Peripheral Chip Select Field – Determines the action to be				
Bits 2–0	taken at the end of the current queue entry transfer:	PCS[2:0]	QSPI Action		
	SPICn Activated —The specified chip select line is asserted.	000	SPIC0 Activated		
	NOP-No SPICS line activated. At the end of the current	001	SPIC1 Activated		
	transfer the QSPI deasserts the SPICS lines and waits for a new transfer trigger to resume operation. The queue pointer is	010	SPIC2 Activated		
	set to point to the next queue entry.	011	SPIC3 Activated		
	EOTIE —End of Transfer interrupt enabled. The value of the	100	SPIC4 Activated		
	PCS field from the previous queue entry determines the	101	NOP ¹		
	SPICS line asserted for this transfer. At the end of the current transfer the QSPI asserts the associated EOT flag in the	110	EOTIE		
	SPSR and generates an interrupt to the MCU.	111	EOQ ¹		
	EOQ —End of Queue. The QSPI completes the transfer of the current queue entry, clears the QA and QX bits of the current queue, and processes the next active queue with the highest priority. If the LE bit in the QCR of the current queue is asserted, the value in the least significant byte of the data halfword in that queue entry is written into the queue's QP.	con	other bits in the trol halfword are egarded.		

Table 8-7. QSPI Control RAM Description (Continued)

Motorola



8.4.3.2 Data RAM

Data halfwords can contain transmission data stored in RAM by the MCU or data received by the QSPI from external peripherals. The MCU can read the received data halfwords from RAM. Data is transmitted and received by the QSPI as either least or most significant bit first, depending on the LSBF bit in SCCR for the associated channel. Access to the RAM is arbitrated between the QSPI and the MCU. Because of this arbitration, wait states can be inserted into MCU access times when the QSPI is in operation.

Received data is written to the same address at which the transmitted data is stored and overwrites it, so care must be taken to ensure that no data is lost when receiving is enabled.

8.4.4 GPIO Registers

Any of the eight QSPI pins can function as GPIO. The registers governing GPIO functions are described below.




 Table 8-8.
 QPCR Description

Name	Description	Settings
QPC[7:0] Bits 7–0	QSPI Pin Configuration —Each bit determines whether its associated pin functions as QSPI or GPIO.	0 = GPIO (default). 1 = QSPI.



QDD	R			QSPI Data Direction Register											0020_	_5F02
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
									QDD7 (SCK)	QDD6 (MOSI)	QDD5 (MISO)	QDD4 (SPICS4)	QDD3 (SPICS3)	QDD2 (SPICS2)	QDD1 (SPICS1)	QDD0 (SPICS0)
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 8-9. QDDR Description

Name	Description	Settings
QDD[7:0] Bits 7–0	QSPI Data Direction[7:0] —Determines whether each pin that is configured as GPIO functions as an input or an output, whether or not the QSPI is enabled.	0 = Input (default). 1 = Output.

QPD	R		QSPI Port Data Register											\$	<u>0020</u>	_5F04
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
									QPD7 (SCK)	QPD6 (MOSI)	QPD5 (MISO)	QPD4 (SPICS4)	QPD3 (SPICS3)	QPD2 (SPICS2)	QPD1 (SPICS1)	QPD0 (SPICS0)
RESET	0	0	0	0	0	0	0	0	—	—	_	_	_	—	_	_

Table 8-10. QPDR Description

Name	Description
QPD[7:0] Bits 7–0	QSPI Port GPIO Data [7:0] —Each of these bits contains data for the corresponding QSPI pin if it is configured as GPIO. Writes to QPDR are stored in an internal latch, and driven on any port pin that is configured as an output. Reads of this register return the value sensed on input pins and the latched data driven on outputs.





Chapter 9 Timers

This section describes three of the four DSP56652 timer modules controlled by the MCU:

- The periodic interval timer (PIT) creates a periodic signal that is used to generate a regularly timed interrupt. It operates in all low power modes.
- The watchdog timer protects against system failures by resetting the DSP56652 if it is not serviced periodically. The watchdog can operate in both WAIT and DOZE low power modes. Its time-out intervals are programmable from 0.5 to 32 seconds (for a 32 kHz input clock).
- The pulse width modulator (PWM) and general purpose (GP) timers run on independent clocks derived from a common MCU_CLK prescaler. The PWM can be used to synthesize waveforms. The GP timers can measure the interval between external events or generate timed signals to trigger external events.

The protocol timer is described in Chapter 10.

9.1 Periodic Interrupt Timer

The PIT is a 16-bit "set-and-forget" timer that provides precise interrupts at regular intervals with minimal processor intervention. The timer can count down either from the maximum value (\$FFFF) or the value written in a modulus latch.

9.1.1 PIT Operation

Figure 9-1 shows a block diagram of the PIT.



Periodic Interrupt Timer




Figure 9-1. PIT Block Diagram


The PIT uses the following registers:

- PITCSR—The Periodic Interrupt Timer Control and Status Register determines whether the counter is loaded with \$FFFF or the value in the Module Latch, controls operation in Debug mode, and contains the interrupt enable and flag bits.
- PITMR—The Periodic Interrupt Timer Module Latch contains the rollover value loaded into the counter.
- PITCNT—The Periodic Interrupt Timer Counter reflects the current timer count.

Each cycle of the PIT clock decrements the counter, PITCNT. When PITCNT reaches zero, the ITIF flag in the PITCSR is set. An interrupt is also generated if the ITIE bit in the PITCSR has been set by software. The next tick of the PIT clock loads either \$FFFF or the value in the PITMR, depending on the state of the RLD bit in the PITCSR.

The PIT clock is a fixed rate of CKIL/4. Internal clock synchronization logic enables the MCU to read the counter value accurately. This logic requires that the frequency of MCU_CLK, which drives the MCU peripherals, be greater than or equal to CKIL. Therefore, when CKIL drives the MCU clock the division factor should be 1 (i.e., MCS[2:0] in the CKCTL register are cleared—see page 4-5).

Figure 9-2 is a timing diagram of PIT operation using the PITMR to reload the counter.







Setting the OVW bit in the ITCSR enables the counter to be updated at any time. A write to the PITMR register simultaneously writes the same value to PITCNT if OVW is set.

The PIT is not affected by the low power modes. It continues to operate in STOP, DOZE and WAIT modes.

PIT operation can be frozen when the MCU enters Debug mode if the DBG bit in the PITCSR is set. When Debug mode is exited, the timer resumes operation from its state prior to entering Debug mode. If the DBG bit is cleared, the PIT continues to run in Debug mode.

Note: The PIT has no enable control bit. It is always running except in debug mode.

9.1.2 PIT Registers

The following is a bit description of the three PIT registers.

PITC	PITCSR PIT Control/Status Register													\$00	\$0020_7000		
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0	
											DBG	OVW	ITIE	ITIF	RLD		
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Name	Type 1	Description	Settings
DBG Bit 5	R/W	Debug —Controls PIT function in Debug mode.	0 = PIT runs normally (default). 1 = PIT is frozen.
OVW Bit 4	R/W	Counter Overwrite Enable —Determines if a write to PITMR is simultaneously passed through to PITCNT.	 0 = PITMR write does not affect PITCNT (default). 1 = PITMR write immediately overwrites PITCNT.
ITIE Bit 3	R/W	PIT Interrupt Enable —Enables an interrupt when ITIF is set.	0 = Interrupt disabled (default). 1 = Interrupt enabled.
		Note: Either the EPIT bit in the NIER or the EFPIT bit in the FIER must also be set in order to generate this interrupt (see page 7-7).	
ITIF Bit 2	R/1C	PIT Interrupt Flag —Set when the counter value reaches zero; cleared by writing it with 1 or writing to the PITMR.	 0 = Counter has not reached zero (default). 1 = Counter has reached zero.
RLD Bit 1	R/W	Counter Reload —Determines the value loaded into the counter when it rolls over.	0 = \$FFFF (default) 1 = Value in PITMR

Table 9-1.	ITCSR	Description
------------	-------	-------------

1. R/W = Read/write.

R/1C = Read, or write with 1 to clear (write with 0 ingored).



Freescale Semiconductor, Inc.

Watchdog Timer

PITMR PIT Modulus Register														\$00)20_	7002
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
							Р	IT Modu	ılus Valı	le						
RESET	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

This register contains the value that is loaded into the PITCNT when it rolls over if the RLD bit in the PITCSR is set. The default value is \$FFFF.

PITC	NT						PIT (Coun	ter					\$0020_7004			
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0	
RESET	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	

This read-only register provides access to the PIT counter value. The reset value is indeterminate.

9.2 Watchdog Timer

The watchdog timer protects against system failures by providing a means to escape from unexpected events or programming errors. Once the timer is enabled, it must be periodically serviced by software or it will time out and assert the Reset signal.

9.2.1 Watchdog Timer Operation

The watchdog timer uses the following registers:

- WCR—The Watchdog Control Register enables the timer, loads the watchdog counter, and controls operation in Debug and DOZE modes.
- WSR—The Watchdog Service Register is used to reinitialize the timer periodically to prevent it from timing out.

The watchdog timer is disabled at reset. Once it is enabled by setting the WDE bit in the WCR, it cannot be disabled again. The timer contains a 6-bit counter that is initialized to the value in the WT field in the WCR. This counter is decremented by each cycle of the watchdog clock, which runs at a fixed rate of CKIL $\pm 2^{14}$. Thus, for CKIL=32.768KHz, the watchdog timeout period can range from 0.5 seconds to 32 seconds.

The counter is initialized to the value in the WT field when the watchdog timer is enabled and each time the timer is serviced. The timer must be serviced before the counter rolls over or it will reset the system. The timer can only be serviced by performing the following steps, in sequence:

1. Write \$5555 to the WSR.

9-4

2. Write \$AAAA to the WSR.



Any number of instructions can occur between these two steps. In fact, it is recommended that the steps be in different code sections and not in the same loop. This prevents the MCU from servicing the timer when it is erroneously bound in a loop or code section.

The watchdog timer is subject to the same synchronization logic restrictions as the PIT, i.e., MCU_CLK \geq CKIL.

Figure 9-3 is a block diagram of the Watchdog Timer.




Figure 9-3. Watchdog Timer Block Diagram

The timer is unaffected by WAIT mode and halts in STOP mode. It can either halt or continue to run in DOZE mode, depending on the state of the WDZE bit in the WCR.

In Debug mode, the watchdog timer can either halt or continue to run, depending on the state of the WDBG bit in the WCR. If WDBG is set when the MCU enters Debug mode, the timer stops, register read and write accesses function normally, and the WDE bit one-time-write lock is disabled. If the WDE bit is cleared while in Debug mode, it will remain cleared when Debug mode is exited. If the WDE bit is not cleared while in Debug mode, the watchdog count will continue from its value before Debug mode was entered.



GP Timer and PWM

9.2.2 Watchdog Timer Registers




Table 9-2. WCR Description

Name	Description	Settings							
WT[5:0] Bits 15–10	Watchdog Timer Field – These bits determine the initialized and after the timer is serviced.	value loaded in the watchdog counter when it is							
WDE Bit 2	Watchdog Enable—Setting this bit enables the watchdog timer. It can only be cleared in Debug mode or by Reset.	0 = Disabled (default). 1 = Enabled.							
WDBG Bit 1	Watchdog Debug Enable—Determines timer operation in Debug mode.	0 = Continues to run in Debug mode (default)1 = Halts in Debug mode.							
WDZE Bit 0	Watchdog Doze Enable—Determines timer operation in DOZE mode.	0 = Continues to run in DOZE mode (default). 1 = Halts in DOZE mode.							

WSR	WSR Watchdog Service Register													\$0020_8002			
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0	
								WSR	[15:0]								
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

This register services the watchdog timer and prevents it from timing out. To service the timer, perform the following steps:

- 1. Write \$5555 to the WSR.
- 2. Write \$AAAA to the WSR.

9.3 GP Timer and PWM

This section describes the MCU GP timer and pulse width modulator (PWM). Although these are separate functions, they derive their clocks from a common 8-bit MCU_CLK divider, shown in Figure 9-4. They also share several control registers.

L.



GP Timer and PWM




Figure 9-4. GP Timer/PWM Clocks

9.3.1 GP Timer

The GP timer provides two input capture (IC) channels and three output compare (OC) channels. The input capture channels use a 16-bit free-running up counter, TCNT, to record the time of external events indicated by signal transitions on the IC input pins. The output compare channels use the same counter to time the initiation of three different events.



Semiconductor, Inc

reescale

11.

9.3.1.1 GP Timer Operation

The GP timer uses the following registers:

- TPWCR¹—The Timer Control Register enables the GP timer, selects the TCNT clock frequency, and determines GP timer operation in Debug and DOZE modes.
- TPWMR1—The Timer Mode Register selects the edges that trigger the IC functions, determines the action taken for the OC function, and can force an output compare on any of the OC channels.
- TPWSR1—The Timer Status Register contains flag bits for each IC and OC event and counter rollover.
- TPWIR1—The Timer Interrupt Register enables interrupts for each IC and OC event and counter rollover.
- TICR1,2—The Timer Input Capture Registers latch the TCNT value when the programmed edge occurs on the associated IC input.
- TOCR1,3,4—The Timer Output Compare Registers contain the TCNT values that trigger the programmed OC outputs.
- TCNT—The Timer Counter reflects the current TCNT value.

Figure 9-5 is a block diagram of the GP timer.

All GP timer functions are based on a 16-bit free-running counter, TCNT. The PST[2:0] bits in TPWCR select one of eight possible divisions of MCU_CLK as the clock for TCNT. PST[2:0] can be changed at any time to select a different frequency for the TCNT clock; the change does not take effect until the 8-bit divider rolls over to zero. TCNT begins counting when the TE bit in TPWCR is set. If TE is later cleared, the counter freezes at its current value, and resumes counting from that value when TE is set again. The MCU can read TCNT at any time to get the current value of TCNT.

TCNT is frozen when the MCU enters STOP mode, DOZE mode (if the TD bit in TPWCR is set) or Debug mode (if the TDBG bit in TPWCR is set). In each case, TCNT resumes counting from its frozen value when the respective mode is exited. If TD or TDBG are cleared, entering the associated mode does not affect GP timer operation.

^{1.} These registers also contain bits used by the pulse width modulator.






Figure 9-5. GP Timer Block Diagram



GP Timer and PWM

9.3.1.1.1 Input Capture

The inputs to IC1 and IC2 are UART pins RxD and RTS respectively. Each input capture pin has a dedicated 16-bit latch (TICR1,2) and input edge detection/selection logic. Each input capture function can be programmed to trigger on the rising edge, falling edge, or both edges of the associated IC pin through the associated IM[1:0] bits in the TPWMR. When the programmed edge transition occurs on an input capture pin, the associated TICR captures the content of TCNT and sets an associated flag bit (IF1,2) in the TPWSR. If the associated interrupt enable bit (IFIE1,2) in TPWIR) has been set, an interrupt request is also generated when the transition is detected. Input capture events are asynchronous to the GP timer counter, so they are conditioned by a synchronizer and a digital filter. The events are synchronized with MCU_CLK so that TCNT is latched on the opposite half-cycle of MCU_CLK from TCNT increment. An input transition shorter than one MCU_CLK period has no effect. A transition longer than two MCU_CLK cycle. TICR1 and 2 can be read at any time without affecting their values.

Both input capture registers retain their values during STOP and DOZE modes, and when the GP timer is disabled (TE bit cleared).

9.3.1.1.2 Output Compare

Each output compare channel has an associated compare register (TOCR1,3,4). When TCNT equals the 16-bit value in a compare register, a status flag (OCF1,3,4) in TPWSR is set. If the associated interrupt enable bit (OCIE1,3,4) in TPWIR has been set, an interrupt is generated. OC1 can also set, clear or toggle the OC1 output pin, depending on the state of OM1[1:0] in the TPWMR. OC3 and OC4 are not pinned out but their flags and interrupt enables can be used to time event generation.

The OC1 pin can be forced to its compare value at any time by setting FO1 in the TPWMR. The action taken as a result of a forced compare is the same as when an output compare match occurs, except that status flags are not set. OC3 and OC4 also have forcing bits, but they have no effect because the functions are not pinned out.



9.3.2 Pulse Width Modulator

The pulse width modulator (PWM) uses a 16-bit free-running counter, PWCNT, to generate an output pulse on the PWM pin with a specific period and frequency.

9.3.2.1 PWM Operation

The PWM uses the following registers:

- TPWCR¹—The PWM Control Register enables the PWM, selects the PWCNT clock frequency, and determines PWM operation in Debug and DOZE modes.
- TPWMR¹—The PWM Mode Register connects the PWM function to the PWM output pin and determines the output polarity.
- TPWSR¹—The PWM Status Register contains flag bits indicating pulse assertion (PWCNT=PWOR) and deassertion (PWCNT rolls over).
- TPWIR¹—The PWM Interrupt Register enables interrupts for each edge of the pulse.
- PWOR—The PWM Output Compare Register contains the PWCNT value that initiates the pulse.
- PWMR—The PWM Modulus Register contains the value loaded into PWCNT when it rolls over. This value determines the pulse period.
- PWCNT—The PWM Counter reflects the current PWCNT value.

Figure 9-6 is a block diagram of the pulse width modulator.

The pulse width modulator is based on a 16-bit free-running down counter, PWCNT. The PSPW[2:0] bits in TPWCR select one of eight possible divisions of MCU_CLK as the clock for PWCNT. PSPW[2:0] can be changed at any time to select a different frequency for the PWCNT clock; the change does not take effect until the 8-bit divider rolls over to zero. When the PWE bit in TPWCR is set, PWCNT is loaded with the value in PWMR and begins counting down. If PWE is later cleared, the counter freezes at its current value. If PWE is set again, PWCNT is reloaded with PWMR and begins counting down. The MCU can read PWCNT at any time to get the current value of PWCNT.

^{1.} These registers also contain bits used by the GP timer.






Figure 9-6. PWM Block Diagram

PWCNT is frozen when the MCU enters STOP mode, DOZE mode (if the PWD bit in TPWCR is set) or Debug mode (if the PWDBG bit in TPWCR is set). In each case, PWCNT resumes counting from its frozen value when the respective mode is exited. If PWD or PWDBG are cleared, entering the associated mode does not affect PWM operation.

When PWCNT counts down to the value preprogrammed in the PWOR, the pulse is asserted, and following events occur:

- 1. The PWF bit in TPWSR is set.
- 2. An interrupt is generated if the PWFIE bit in TPWCR has been set.
- 3. If the PWC bit in TPWMR is set, the PWM output pin is driven to its active state, which is determined by the PWP bit in TPWMR.

When PWCNT counts down to zero, the pulse is deasserted, generating the following events:

- 1. The PWO bit in TPWSR is set.
- 2. An interrupt is generated if the PWOIE bit in TPWCR has been set.
- 3. If the PWC bit in TPWMR is set, the PWM output pin is driven to its inactive state.
- 4. The PWMR value is reloaded to PWCNT.

The pulse duty cycle can range from 0 (PWOR=0) to 99.9985%=65535/65536*100 (PWOR=PWMR=\$FFFF). The PWM period can vary between a minimum of 2 MCU_CLK cycles and a maximum of 65536*256 MCU_CLK cycles.



9.3.3 GP Timer and PWM Registers

TPW	PWCR Timer and PWM Control Register													\$0020_6000			
	Bits 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0	
					PWDBG	TDBG	PWD	PWE	TD	TE	P	SPW[2:	0]	I	PST[2:0)]	
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Table 9-3. TPWCR Description

Name	Description	Settings							
PWDBG Bit 11	PWM Debug —Enables PWM operation during Debug mode.		= PWM frozen in = PWM runs in D	Debug mode (default). Debug mode.					
TDBG Bit 10	GP Timer DBG —Enables IC and OC operation during Debug mode.		= GP timer froze = GP timer runs	n in Debug mode (default). in Debug mode.					
PWD Bit 9	PWM DOZE —Enables PWM operation during DOZE mode.	0 = PWM enabled in DOZE mode (default). 1 = PWM disabled in DOZE mode.							
PWE Bit 8	PWM Enable —Enables PWM operation. If PWE and TE are both cleared, the prescaler is stopped.			; PWCNT stopped (default). PWCNT is running.					
TD Bit 7	GP Timer DOZE —Enables IC and OC operation during DOZE mode.			led in DOZE mode (default). led in DOZE mode.					
TE Bit 6	GP Timer Enable —Enables IC and OC operation. If PWE and TE are both cleared, the prescaler is stopped.	 0 = IC and OC disabled; TCNT stopped (default). 1 = IC and OC enabled; TCNT is running. 							
PSPW[2:0] Bits 5–3	Prescaler for PWM —These bits select the MCU_CLK divisor for the clock that drives PWCNT.		PSPW[2:0]	PWCNT Prescaler					
PST[2:0]	Prescaler for GP Timers—These bits select the		PST[2:0]	TCNT Prescaler					
Bits 2–0	MCU_CLK divisor for the clock that drives TCNT.		000	2 ¹ (default)					
			001	2 ²					
			010	2 ³					
			011	2 ⁴					
			100	2 ⁵					
			101	2 ⁶					
			110	2 ⁷					
			111	2 ⁸					



TPW	MR		Timers and PWM Mode Register													\$0020_6002			
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0			
		PWC	PWP	FO4	FO3	FO1	IM2	[1:0]	IM1[[1:0]					OM.	1[1:0]			
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

Table 9-4. TPWMR Description

Name	Description	Settings							
PWC Bit 14	PWM Control —Connects the PWM function to the PWM output pin.	0 = Disconnected (default). 1 = Connected.							
PWP Bit 13	PWM Pin Polarity — Controls the polarity of the PWM output during the active time of the pulse, defined as time between output compare and PWCNT rollover.0 = Active-high polarity (default). 1 = Active-low polarity.								
FO4 Bit 12 FO3 Bit 11 FO1 Bit 10	Forced Output Compare —Writing 1 to FOC1 imm compare state programmed in the associated OM1 affected. Setting FOC3 and FOCC4 have no effect Each FOC bit is self-negating, i.e., always reads 0.	[1:0] bits. The OF1 flag in TPWSR is not because these functions are not pinned out.							
IM2[1:0] Bits 9–8 IM1[1:0] Bits 7–6	Input Capture Operating Mode —Each pair of bits determines the input signal edge that triggers the associated input compare response.	00 = Disabled (default). 01 = Rising edge. 10 = Falling edge. 11 = Both edges.							
OM1[1:0] Bits 1–0	These bits determine the OC1 output response when the compare 1 function is triggered.	 00 = Timer disconnected from pin (default). 01 = Toggle output. 10 = Clear output. 11 = Set output. 							



TPW	SR	Sit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1													6004	
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
									PWO	тоу	PWF	IF2	IF1	OF4	OF3	OF1
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Each of the bits in this register is cleared by writing it with 1. Writing zero to a bit has no effect.

Name	Description	Settings
PWO Bit 7	PWM Count Rollover —Indicates if PWCNT has rolled over.	 0 = PWCNT has not rolled over (default) 1 = PWCNT has rolled over since PWO was last cleared
TOV Bit 6	Timer Count Overflow —Indicates if TCNT has overflowed.	0 = TCNT has not overflowed (default) 1 = TCNT has overflowed since TOV was last cleared
PWF Bit 5	PWM Output Compare Flag —Indicates whether the PWM compare occurred.	 0 = PWM compare has not occurred (default) 1 = PWM compare has occurred since PWF was last cleared
IF2 Bit 4 IF1 Bit 3	Input Capture Flags—Each bit indicates that the associated input capture function has occurred	 0 = Capture has not occurred (default) 1 = Capture has occurred since IF bit was last cleared
OF4 Bit 2 OF3 Bit 1 OF1	Output Compare Flags—Each bit indicates that the associated output compare function has occurred	 0 = Compare has not occurred (default) 1 = Compare has occurred since OF bit was last cleared
Bit 0		

Table 9-5. TPWSR Description



GP Timer and PWM

Freescale	Semiconductor,	Inc.
-----------	----------------	------

TPW	TPWIR Bit 15 14				ers a	\$0	020_	0006								
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
									PWOIE	TOVIE	PWFIE	IF2IE	IF1IE	OF4IE	OF3IE	OF1IE
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Note: Either the ETPW bit in the NIER or the EFTPW bit in the FIER must be set in order to generate any of the interrupts enabled in the TPWIR (see page 7-7).

Description	Settings
PWM Count Rollover Interrupt Enable	0 = Interrupt disabled (default) 1 = Interrupt generated when corresponding TPWSR flag bit is set
Timer Count Overflow Interrupt Enable	
PWM Output Compare Flag Interrupt Enable	
Input Capture 2 Interrupt Enable	
Input Capture 1 Interrupt Enable	
Output Compare 4 Interrupt Enable	
Output Compare 3 Interrupt Enable	
Output Compare 1 Interrupt Enable	1
	PWM Count Rollover Interrupt Enable Timer Count Overflow Interrupt Enable PWM Output Compare Flag Interrupt Enable Input Capture 2 Interrupt Enable Input Capture 1 Interrupt Enable Output Compare 4 Interrupt Enable Output Compare 3 Interrupt Enable

Table 9-6.	GNRC Description
------------	-------------------------

TOCR4 Output Compare 4 Register														20_	6008 600A 600C	
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
	TOCRn[15:0]															
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

When TCNT equals the value stored in one of these registers, the corresponding output compare function is triggered.

TICR1Input Capture 1 RegisterTICR2Input Capture 2 Register													_	600E 6010		
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
								TICRr	n[15:0]							
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

DSP56652 User's Manual



When TCNT equals the value stored in one of these registers, the corresponding input compare function is triggered.

PWC	R				PWM	1 Out	put (Comp	oare F	Regis	ster			\$00)20_	6012
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
								PWOF	R[15:0]							
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

When PWCNT equals the value written to this register, the pulse is initiated.

TCN	Г					Т	imer	[.] Cou	nter					\$00)20_	6014
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
	TCNT[15:0]															
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This read-only register reflects the value of the GP timer counter, TCNT.

PWN	1R				F	PWM	Мос	lulus	Regi	ster				\$00)20_	6016
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
								PWMF	R[15:0]							
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The value written to this register is loaded into the PWCNT when the PWM is enabled and each time PWCNT rolls over. The PWCNT roll-over period equals the value loaded + 1.

PWC	NT					F	PWM	Cou	nter					\$00)20_	6018
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
	PWCNT[15:0]															
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This read-only register reflects the value of the PWM counter, PWCNT.



Freescale Semiconductor, Inc.



Chapter 10 Protocol Timer

The Protocol Timer (PT) serves as the control module for all radio channel timing. It relieves the MCU from the event scheduling associated with radio communication protocol so that software need only reprogram the PT once per frame or less. The events the PT can generate include the following:

- **QSPI triggers** can be used to program external devices that have SPI ports.
- **External events** driven on the PT pins TOUT[7–0] can be used to control external devices.
- MCU and DSP interrupts can be used in a variety of ways, for example to alert the cores to prepare for a change to a different channel or slot.
- **Transmit and Receive Macros** with programmable delays generate repeating event sequences with a single event call. A transmit and receive macro can run simultaneously.
- **Control events** governing PT operation and synchronization.

Each of these events can be represented by an event code in the protocol timer's event table. Each entry that contains an event code is paired with a Time Interval Count (**TIC**) value. The entries are written in order of decreasing TIC value. As the value in a down counter matches each TIC value, an event represented by the corresponding event code is generated. The result is a series of events with specific timing and sequence.


10.1 Protocol Timer Architecture

This section describes the PT functional blocks, including the timing components, event table, and event generation hardware.

A block diagram of the PT is shown in Figure 10-1.



Protocol Timer Architecture



MCU Accessible

10-2

Figure 10-1. Protocol Timer Block Diagram

8

TOUT7-

TOUTO

4

QSPI

Triggers

VAB[7:1]

DSPI

MCU Interrupts

Event

Control Unit

Interrupt

Generator

Error

Detector

Rx Hit

Tx Hit

FT Hit

CFNI

DSP/MCU

Interrupts

RSN



10.1.1 Timing Signals and Components

The Time Interval Clock Generator (TICG) generates the primary timing PT reference signal, the Time Interval Clock (TICK). This signal is related to symbol duration, and typically functions as a sub-symbol clock.

TICK drives two timing chains. The primary timing chain generates event timing. It contains a Channel Time Interval Counter (CTIC) which drives a Channel Frame Counter (**CFC**). The primary chain has a programmable modulus. The auxiliary chain, which has a fixed modulus, is used as a time slot reference. This chain contains a Reference Slot Prescale Counter (RSPC) which drives a Reference Slot Counter (RSC).

10.1.1.1 Time Interval Clock Generator

The TICG is a 9-bit programmable prescaler that divides MCU_CLK to generate the PT reference clock, TICK. The TICK frequency range is MCU_CLK/2 to MCU_CLK/512. The TICG modulus value is programmed in the Time Interval Modulus Register (TIMR), which is loaded into the TICG when it rolls over. Changing the TICG value "on the fly" is not supported.

10.1.1.2 Channel Time Interval Counter

The CTIC is a programmable read/write, free-running 14-bit modulo down counter decremented by the TICK signal. It is used to trigger frame table events and generate the frame reference signal Channel Frame Expire (CFE). An event is triggered each time the value in CTIC matches the TIC value pointed to in a Frame Table. CFE is asserted when the CTIC decrements to zero, which can trigger a Channel Frame Interrupt (CFI) to the MCU if the CFIE bit in the Protocol Timer Interrupt Enable Register (PTIER) is set. CTIC rolls over to a modulo value contained in the Channel Time Interval Modulus Register (CTIMR), which is usually the number of TICKs in a radio channel frame.

The PT can be synchronized to radio channel timing by reloading CTIC at a specific time. This can be done either by writing CTIC directly or writing a new value to CTIMR (if needed) and generating a reload_counter event.

10.1.1.3 Channel Frame Counter

The CFC is a programmable read/write, free-running 9-bit modulo down counter decremented by the CFE signal. It is used to count channel frames. If the CFNIE bit in the PTIER is set, the CFC generates a Channel Frame Number Interrupt (CFNI) when it decrements to zero The CFC rolls over to a modulo value contained in the Channel Frame Modulus Register (CFMR).



Protocol Timer Architecture

10.1.1.4 Reference Slot Prescale Counter

The RSPC is 12-bit free running modulo 2400 down counter decremented by TICK. The output of the counter is a slot reference signal, Reference Slot Expire (RSE), which drives the RSC. Systems that do not need this modulo 2400 divider can bypass the RSPC by setting the SPBP bit in the Protocol Timer Control Register (PTCR), so that TICK drives the RSC directly.

10.1.1.5 Reference Slot Counter

The RSC is a programmable 8-bit read/write free-running down counter decremented by RSE. It can be used, for example, to keep track of slot timing in an adjacent cell. If the RSNIE bit in the PTIER is set when the RSC decrements to zero, a Reference Slot Number Interrupt (RSNI) is generated. The RSC rolls over to a modulo value contained in the Reference Slot Modulus Register (RSMR).

10.1.2 Event Table

The event table is an 80-word dual-port RAM starting at the base of the protocol timer peripheral space, \$0020_3000. Each entry contains a 14-bit field and a 7-bit field; all fields are halfword-aligned. The event table can be dynamically partitioned into two frame tables, two macro tables and two delay tables by initializing the base address registers FTBAR, MTBAR, and DTPTR respectively. A frame table, a receive macro, and a transmit macro can all be active simultaneously. Figure 10-2 shows the structure of the event table.

Note: The base address and pointer registers contain entry numbers. The actual address in MCU memory is equal to \$0020_3000 plus 4 times the entry number.

The MCU can read and write the event table, whether or not the PT is enabled. PT control logic has read-only access to the event table. Arbitration logic ensures that the event table is accessed correctly, adding wait states to MCU cycles when necessary.

10.1.3 Event Generation

The components involved in generating events in the PT include a Frame Table Event Comparator, two Macro Timing Control Units, an Event Control Unit, and an Interrupt Generator.






Figure 10-2. Event Table Structure

The Frame Table Event Comparator (FTEC) fetches the Absolute Time Interval Count (ATIC) in the Frame Table entry pointed to by the Frame Table Pointer Register (FTPTR). The FTEC compares its ATIC value with the current value of CTIC. When the values match, the FTEC generates an internal signal, FT Hit, initiating activity corresponding to the entry's event code. The pointer is then incremented to the next entry in the table.

There are two Macro Timing Control Units (MTCUs), one each for the receive macro and the transmit macro. The MTCU for the receive macro loads a down counter with the relative time interval count (RTIC) in the entry in the Receive Macro Table pointed to by the Receive Macro Table Pointer (RxPTR) field in the Macro Table Pointer Register (MTPTR). When the counter reaches zero, the receive MTCU generates an internal signal,



Rx Hit, initiating activity corresponding to the entry's event code. The pointer is then incremented to the next entry in the table. In similar fashion, the transmit macro uses the Transmit Macro Table Pointer (TxPTR) in MTPTR to generate Tx Hit.

The Event Control Unit (ECU) responds to FT Hit, Tx Hit, or Rx Hit by reading the event code (EC) associated with the table entry that generated the hit. The ECU decodes the EC and initiates one of the following events:

- Force one of the eight TOUT pins high or low.
- Issue one of the four QSPI triggers.
- Control event table sequencing.
- Alert the interrupt controller to generate one of these interrupts:
 - one of the three MCU interrupts.
 - DSP interrupt (DSP $\overline{\text{IRQD}}$.
 - one of the sixteen DSP vector interrupts.

In addition, the ECU can initiate a Transmit or Receive Macro. (A macro cannot initiate another macro.)

The Interrupt Controller receives inputs from the ECU, CFC, RSC, and Error Detector to generate the appropriate interrupt. Error detection is described in Section 10.2.4 on page 10-11. Interrupts are detailed in Section 10.2.5 on page 10-11.

10.2 PT Operation

This section describes all aspects of PT operation, including sequencing and generating events within a frame and in the transmit and receive macros, the various PT operating modes, error detection, and a summary of the interrupts generated by the PT.

10.2.1 Frame Events

The PT provides two frame tables to contain the primary lists of events to be triggered. The base addresses of these tables are stored in the Frame Table Base Address Register (FTBAR). Each entry in a frame table has a 14-bit Absolute TIC field and a 7-bit Event Code field, as shown in Figure 10-3.

Only one of the frame tables is active at a given time; the inactive table can be updated for later use. The active table can be switched by encoding an end_of_frame_switch or table_change command. If the active table is Frame Table 1, it can be switched to Frame Table 0 with the end_of_frame_halt command.






Figure 10-3. Frame Table Entry

Frame table entries are subject to the following restrictions:

- 1. All entries in each frame table must be in sequential order, i.e., with decreasing ATIC fields.
- 2. The ATIC value of each entry in a frame table must be less than the CTIC modulus, CTIMR.
- 3. Only one event can be scheduled per ATIC.
- 4. An end_of_frame command must be executed before CTIC rolls over.
- 5. The delay and end_of_macro events are for macros only.
- 6. Writing to a frame table entry that is currently being executed can generate erratic results. To guard against this possibility, MCU software can be written so as not to write to the active frame table.

When the protocol timer is enabled or exits the HALT state, FTPTR is initialized to the first entry in frame table 0 (the FTBA0 field in FTBAR). When the value in CTIC matches the ATIC field pointed to by FTPTR, the FTEC asserts an internal Frame Hit signal to the ECU, which generates the event specified by the EC field of the FTPTR entry. FTPTR is then incremented. The cycle repeats until one of the end_of_frame commands or the table_ change command is executed. Each of these commands reinitializes FTPTR to the first entry of one of the frame tables.

10.2.2 Macro Tables

The protocol timer can generate a separate, independent sequence of events for both a transmission burst and a receive burst. Both of these sequences, or macros, can run concurrently with the basic frame table sequence. Each of the macros occupies a partition in the event table referred to as a macro table. Each macro is called as an event from the frame table. In most cases, the transmit and receive macro tables only need to be written at initialization, providing a substantial reduction in MCU overhead.



PT Operation

Unlike frame table events, which are based on the absolute value in CTIC, macro events are timed relative to the previous macro event. Each entry in a macro table has a 14-bit Relative TIC field and a 7-bit Event Code field, as shown in Figure 10-4. The RTIC value represents the delay, in timer intervals, from the previous macro event (or from the macro call for the first macro event) to the event specified in the EC field. An RTIC value of 0 or 1 generates the event at the next time interval.




Figure 10-4. Macro Table Entry

When a receive macro is called, RxPTR is initialized to the first entry in the receive macro table. The address of this first entry is contained in the RxBAR field in the Macro Table Base Address Register (MTBAR). The RTIC value of this first entry is loaded into a 14-bit down counter in the receive MTCU. When this counter, decremented by the TICK signal, reaches zero, the MTCU asserts an internal Rx Hit signal to the ECU, which generates the event signal specified by the EC field of the macro pointer entry. The macro pointer is incremented, and the cycle repeats until an end_of_macro command is executed.

The transmit macro operates in similar fashion. The base address of the transmit macro table is stored in the TxBAR field in MTBAR. The TxPTR field in MTPTR is the address pointer. A transmit MTCU generates an internal Tx Hit signal to the ECU.



Macro table entries are subject to the following restrictions:

- 1. A macro cannot invoke another macro (i.e., macros cannot be nested).
- 2. Commands that affect frame table operation, which include all end_of_frame commands and the table_change command, are for frame tables only.
- 3. The last entry in a macro must be the end_of_macro command.

10.2.2.1 Delay Event

The delay event invokes a programmed delay of a specified number of frames and time intervals before the next command in the macro is executed. This event is only valid in macros, and cannot appear in the frame tables.

There are actually eight event codes for invoking the receive macro and eight for the transmit macro. Each of these event codes specifies a different entry in the receive or transmit delay table to be used when the macro calls a delay event. Each delay table entry contains a 7-bit frame delay (FD) and a 14-bit time interval delay (TID), as shown in Figure 10-5.




Figure 10-5. Delay Table Entry

When a receive macro is called, the delay index (0 through 7) determined by the particular event code used for the call is loaded into the Receive Delay Pointer (RDPTR) field in the Delay Table Pointer (DTPTR). This number represents the offset from the Receive Delay Table Base Address (RDBA), encoded in the DTPTR at initialization. Thus, DTPTR points to a specific number of frame delays and time interval delays invoked each time the macro uses the delay command. For example, if a frame table entry calls Rx_macro2, the TID and the FD are read from the third entry of the receive delay table. When this macro calls a delay, the event after it is delayed by a total of

[(FD * (time intervals per frame)) + TID] time intervals.

The transmit macro works in similar fashion using the TDBA and TDPTR fields in DTPTR to point to an entry in the transmit delay table.

For More Information On This Product, Go to: www.freescale.com



PT Operation

10.2.3 Operating Modes

The PT provides control bits to determine enable, halt, and low power operation. The various operating modes are summarized in Table 10-1.

Mode	Description	Act	ivity	Entry to Mode	Exit from Mode		
		Clocks and Counters	Event Execution				
Disabled	Timer disabled; GPIO activity only	disabled	disabled	TE=0	TE=1		
Normal	Full PT operation	enabled	enabled	TE=1	TE=0		
HALT	PT enters HALT state	enabled	disabled	Set HLTR bit or end_of_frame_ halt command	Clear THS and HLTR bits		
DOZE, TDZD=0	MCU enters DOZE mode with peripheral active.	enabled	enabled	MCU enters DOZE mode	MCU exits DOZE mode		
DOZE, TDZD=1	MCU enters DOZE mode with peripheral stop	disabled	disabled				
STOP	MCU in STOP mode	disabled	disabled	MCU enters STOP mode	MCU exits STOP mode		

 Table 10-1.
 Protocol Timer Operation Mode Summary

10.2.3.1 Enabling the PT

The PT is enabled by setting the TE bit in PTCR. If the TIME bit in PTCR is set, the PT is enabled immediately; if TIME is cleared, PT operation starts at the first CFE after TE is set. The TIME bit should only be changed while the PT is disabled (TE cleared).

10.2.3.2 Halting the PT

PT event execution can be halted in one of two ways:

- 1. Executing the end_of_frame_halt command at the end of a table. Frame table event execution stops immediately.
- 2. Setting the HLTR bit in PTCR . Frame table event execution continues until one of the end_of_frame commands (event codes \$7A-\$7C) is executed.

In either event, the THIP bit in the PTIER is set to indicate that the PT is in the process of halting.

Note: The PTCR should not be written while a halt is in process, or erratic behavior can result.



If the MTER bit in PTCR is set, macro activity stops immediately after the end_of_frame event is executed. If MTER is cleared, macro activity continues until the end_of_macro command. When all PT activity has finished, the THS bit in PTSR is set to indicate that the PT is in halt mode. A timer halt interrupt is asserted if the THIE in PTIER is set.

During halt mode, the PT counters and registers remain active. The PT remains in halt mode until the THS bit is cleared by writing it with 1. Event table execution resumes at the beginning of frame table 0.

10.2.3.3 PT Operation in Low Power Modes

The PT remains active in MCU WAIT mode, and also in DOZE mode if the TDZD bit in TCTR is cleared. When the MCU enters STOP mode (or DOZE mode if TDZD set), PT activity immediately stops, and all PT counters and registers are frozen.

For proper PT operation, the following steps should be taken before entering DOZE mode (when the TDZD bit in the PTCR is set) or STOP mode:

- 1. Halt the PT with an end_of_frame_halt command or by setting HLTR.
- 2. Wait for THS to be asserted.
- 3. Disable the PT by clearing TE.

When the MCU wakes up, software must reenable the PT by setting the TE bit.

10.2.4 Error Detection

The PT's error detector monitors for three types of error during PT activity. It sets a bit in the PTSR when an error is detected, and generates a Protocol Timer Error Interrupt (TERI) if the TERIE bit in PTIER is set. These errors include:

- End Of Frame Error. A CFE has occurred but the timer has not sequenced through one of the end of frame commands (EC = \$7A-\$7C). EOFE is set.
- Macro Being Used Error. A frame table calls a macro that is already active. MBUE is set.
- Pin Contention Error. Contradicting values drive a PT output pin during the same Time Interval. PCE is set.

10.2.5 Interrupts

Table 10-2 is a summary of the interrupts generated by the PT.

Acronym Source Name CFI **Channel Frame Interrupt** Channel Frame Expire (CFE) signal (CTIC output) CFN **Channel Frame Number Interrupt** Channel Frame Counter (CFC) expires RSNI Reference Slot Number Interrupt Reference Slot Counter (RSC) expires **MCUI0** MCU Interrupt 0 mcu_int0 event MCUI1 MCU Interrupt 1 mcu int1 event MCUI2 MCU Interrupt 2 mcu int2 event DSPI **DSP** Interrupt dsp_int event DVI0 DSP Vector Interrupt 0 CVR0 event DVI1 **DSP Vector Interrupt 1** CVR1 event DVI15 **DSP Vector Interrupt 15** CVR15 event TERI **Timer Error Interrupt** End of Frame Error (EOFE) Macro Being Used Error (MBUE) Pin Contention Error (PCE) THI **Timer Halt Interrupt** end_of_frame_halt command HLTR bit in PTCR set

Table 10-2.	Protocol	Timer	Interrupt	Sources
-------------	----------	-------	-----------	---------

The PT interrupt generator provides four outputs to the MCU interrupt controller. Each of the first three is dedicated to a single interrupt source: MCUI0, MCUI1 and MCUI2. The fourth output is a logical OR combination of DVI, CFI, CFNI, RSNI, TERI and THI.

Note: To enable the reception of CFI, CFNI, and RSNI during a halt state, the THIE bit in the PTIER should be cleared after the PT is halted.

The PT provides for 16 DSP vectored interrupts (DVIs) through the CVR15–0 events, each of which specifies its own DSP vector addresses on VAB[7–0]. Another event, dsp_int, affects the DSP indirectly by generating DSP \overline{IRQD} through the MDI. Refer to the description of the MTIR bit in the MSR on page 5-21. Dsp_irq differs from the CVR events in that it can wake the DSP from STOP mode.

10.2.6 General Purpose Input/Output (GPIO)

Any of the eight PT output pins TOUT7–0 can be configured as GPIO. GPIO functionality is determined by three registers:

- The Protocol Timer Port Control Register (PTPCR) determines which pins are GPIO and which function as PT pins.
- The Protocol Timer Direction Register (PTDDR) configures each GPIO pin as either an input or output



• The Protocol Timer Port Data Register (PTPDR) contains input data from GPI pins and data to be driven on GPO pins.

GPIO register functions are summarized in Table 10-3.

PTPCR[i]	PTDDR[i]	Port Pin[i] Function					
1	Х	Protocol Timer					
0	0	GP input					
0	1	GP output					

 Table 10-3.
 PT Port Pin Assignment

10.3 PT Event Codes

Table 10-4 lists the 128 possible PT events and their corresponding event codes.

Event Name	Event Code	Description
Tx_macro0 ¹	\$00	Start Tx macro with delay 0
Tx_macro1	\$01	Start Tx macro with delay 1
Tx_macro2	\$02	Start Tx macro with delay 2
Tx_macro3	\$03	Start Tx macro with delay 3
Tx_macro4	\$04	Start Tx macro with delay 4
Tx_macro5	\$05	Start Tx macro with delay 5
Tx_macro6	\$06	Start Tx macro with delay 6
Tx_macro7	\$07	Start Tx macro with delay 7
Rx_macro0	\$08	Start Rx macro with delay 0
Rx_macro1	\$09	Start Rx macro with delay 1
Rx_macro2	\$0A	Start Rx macro with delay 2
Rx_macro3	\$0B	Start Rx macro with delay 3
Rx_macro4	\$0C	Start Rx macro with delay 4
Rx_macro5	\$0D	Start Rx macro with delay 5
Rx_macro6	\$0E	Start Rx macro with delay 6
Rx_macro7	\$0F	Start Rx macro with delay 7
Negate_Tout0 ²	\$10	Tout0 = 0
Assert_Tout0	\$11	Tout0 = 1
Negate_Tout	\$12	Tout1 = 0
Assert_Tout1	\$13	Tout1 = 1

Table 10-4. Protocol Timer Event List



PT Event Codes

Freescale Semiconductor, Inc.

Table 10-4. Protocol Timer Event List (Continued)

Event Name	Event Code	Description
Negate_Tout2	\$14	Tout2 = 0
Assert_Tout2	\$15	Tout2 = 1
Negate_Tout3	\$16	Tout3 = 0
Assert_Tout3	\$17	Tout3 = 1
Negate_Tout4	\$18	Tout4 = 0
Assert_Tout4	\$19	Tout4 = 1
Negate_Tout5	\$1A	Tout5 = 0
Assert_Tout5	\$1B	Tout5 = 1
Negate_Tout6	\$1C	Tout6 = 0
Assert_Tout6	\$1D	Tout6 = 1
Negate_Tout7	\$1E	Tout7 = 0
Assert_Tout7	\$1F	Tout7 = 1
reserved	\$2F-\$20	Reserved for future use
Trigger0	\$30	Activate QSPI Trigger 0
Trigger1	\$31	Activate QSPI Trigger 1
Trigger2	\$32	Activate QSPI Trigger 2
Trigger3	\$33	Activate QSPI Trigger 3
reserved	\$3F-\$34	Reserved for future use
CVR0	\$40	DSP vector Interrupt 0
CVR1	\$41	DSP vector Interrupt 1
CVR2	\$42	DSP vector Interrupt 2
CVR3	\$43	DSP vector Interrupt 3
CVR4	\$44	DSP vector Interrupt 4
CVR5	\$45	DSP vector Interrupt 5
CVR6	\$46	DSP vector Interrupt 6
CVR7	\$47	DSP vector Interrupt 7
CVR8	\$48	DSP vector Interrupt 8
CVR9	\$49	DSP vector Interrupt 9
CVR10	\$4A	DSP vector Interrupt 10
CVR11	\$4B	DSP vector Interrupt 11
CVR12	\$4C	DSP vector Interrupt 12
CVR13	\$4D	DSP vector Interrupt 13
CVR14	\$4E	DSP vector Interrupt 14
CVR15	\$4F	DSP vector Interrupt 15
reserved	\$57-50	Reserved for future use

Semiconductor, Inc.

Freescale

Event Name	Event Code	Description
mcu_int0	\$58	Assert MCUINT0 signal
mcu_int1	\$59	Assert MCUINT1signal
mcu_int2	\$5A	Assert MCUINT2 signal
reserved	\$5B-\$5F	Reserved for future use
dsp_int	\$60	Assert DSPINT signal
reserved	\$77-61	Reserved for future use
reload_counter	\$78	Load CTIMR register to CTIC.
table_change ³	\$79	Load first opcode of non-active table.
end_of_frame_halt ³	\$7A	Last event of frame and PT halt.
end_of_frame_repeat ³	\$7B	Last event of frame and load first opcode of current table.
end_of_frame_switch ³	\$7C	Last event of frame and load first opcode of non-active table.
end_of_macro ⁴	\$7D	Last macro event.
delay ⁴	\$7E	Activate delay.
nop	\$7F	No operation

Table 10-4. Protocol Timer Event List (Continued)

1. Macros can only be called from the frame tables.

2. The negate/assert_Tout_n events are the only events that affect external pins.

3. Can be activated only from frame table.

4. Can be activated only from macro table.

10.4 PT Registers

Table 10-5 is a summary of the 19 user-programmable PT control and GPIO registers, including the acronym, bit names, and address (least-significant halfword) of each register. The most-significant halfword of all register addresses is \$0020.

	rubic root. Therefore rubicity																	
PTCR	15	14	13	12	11	10	9	8		7	6	5	4		3	2	1	0
\$3800							RSCE	CFC	E			HLTR	SPE	3P 1	ſDZD	MTER	TIME	TE
PTIER	15	14	13	12	2	11	10	9	8	7	7	6	5	4	3	2	1	0
\$3802				TEF	RIE T	HIE	DVIE	DSIE	Ξ			MC	IE[2:0)]		RSNIE	CFNIE	CFIE
PTSR	15	14	10	3	12	11	1()	9	8	7	6	5		4 3	3 2	1	0
\$3804		PCE	MB	UE	EOFE	TH	S D\	/I D:	SPI			N	ICUI[2	2:0]		RSN	I CFNI	CFI
PTEVR	15	14	. 1	3	12	11	10	9	8	7	7	6	5	4	3	2	1	0
\$3806															THIF		RXMA	ACT

Table 10-5. Protocol Timer Register Summary



Freescale	Semiconductor,	, Inc.
-----------	----------------	--------

TIMR \$3808	15	14	13	12	11	10	9	8	7	6	5	4 IPV[8:	3	2	1	0
· .	4.5			40									-			
CTIC \$380A	15	14	13	12	11	10	9	8	7 CTIV	6 [13:0]	5	4	3	2	1	0
CTIMR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$380C									CTIP∖	/[13:0]						
CFC	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$380E											С	FCV[8	:0]			
CFMR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$3810											С	FPV[8:	:0]			
RSC	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$3812												RSC	/[7:0]			
RSMR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$3814												RSP\	/[7:0]			
PTPCR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$3816												PTPC	C[7:0]			
PTDDR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$3818												PTD	D[7:0]			
PTPDR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$381A												PTPE	D[7:0]			
FTPTR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$381C												FTPT	R[7:0]			
MTPTR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$381E				Тx	PTR[6	5:0]						Rx	PTR[6	5:0]		
FTBAR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$3820					BA1[6	5:0]							BA0[6			
MTBAR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$3822					BAR[6	6:0]							BAR[6	-		
DTPTR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$3824			TDBA	4[3:0]		TD	PTR[2	2:0]			RDB.	A[3:0]		RD	PTR[2	2:0]



10.4.1 PT Control Registers

PTC	R	Protocol Timer Control Register									\$00	\$0020_3800				
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
							RSCE	CFCE			HLTR	SPBP	TDZD	MTER	TIME	TE
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Name	Description	Settings
RSCE Bit 9	Reference Slot Counter Enable	0 = Disabled (default). 1 = Enabled.
CFCE Bit 8	Channel Frame Counter Enable	0 = Disabled (default). 1 = Enabled.
HLTR Bit 5	Halt Request—Setting this bit halts PT operation at the next end_of_frame event. Macros may or may not complete depending on the state of the MTER bit.	0 = No halt request (default). 1 = Halt request.
SPBP Bit 4	Slot Prescaler Bypass —This bit determines if RSC is driven by the prescaler output (RSE) or the TICK signal	0 = Not bypassed—RSC input = TICK/2400(defalut). 1 = Bypassed—RSC input = TICK.
TDZD Bit 3	Timer DOZE Disable	0 = PT ignores DOZE mode (default).1 = PT stops in DOZE mode.
MTER Bit 2	Macro Termination —This bit determines if macros are allowed to complete (i.e., continue to run until the end_of_macro command) when a halt event or halt request is issued.	 0 = Macros run to completion (default). 1 = Macros halted immediately.
TIME Bit 1	Timer Initiate Enable —This bit determines if event execution begins immediately or waits for the next frame signal (CFE) after the PT is enabled (TE set) or the PT exits the halt state.	 0 = Execution delayed until next CFE (default). 1 = Execution begins immediately after TE is set or halt state terminates, as soon as CTIC equal the first ATIC value in the event table.
TE Bit 0	Timer Enable —This bit is a "hard" enable/disable of PT activity. Clearing TE stops all PT activity immediately, regardless of the state of MTER.	0 = PT disabled (default). 1 = PT enabled.

Table 10-6. PTCR Description



Freescale	Semiconductor,	Inc.
-----------	----------------	------

PTIER				Protocol Timer Interrupt Enable Register											\$0020_3802		
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0	
				TERIE	THIE	DVIE	DSIE			MCIE2	MCIE1	MCIE0		RSNIE	CFNIE	CFIE	
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Note: The conditions in Table 10-7 must be met in addition to setting the individual interrupt enable bits in the PTIER.

PTIER Bit	Additional Conditions										
MCIE2	Set EPT2 bit in the NIER or EFPT2 bit in the FIER.										
MCIE1	Set EPT1 bit in the NIER or EFPT1 bit in the FIER.										
MCIE0	Set EPT0 bit in the NIER or EFPT0 bit in the FIER.										
TERIE THIE DVIE RSNIE CFNIE CFIE	Set EPTM bit in the NIER or EFPTM bit in the FIER.										
DSIE	Write the IDPL field in the IPRC with a non-zero value.										

The NIER and FIER registers are described on page 7-7. The IPRC register is described on page 7-14.



Name	Description	Settings
TERIE Bit 12	Timer Error Interrupt Enable —Enables an MCU interrupt when a timer error has been detected (see Section 10.2.4 on page 10-11).	0 = Interrupt disabled (default).1 = Interrupt enabled.
THIE Bit 11	Timer HALT Interrupt Enable —Enables an MCU interrupt when the PT enters the halt state either from a frame table command or setting the HLTR bit in PTCR.	
DVIE Bit 10	DSP Vector Interrupt Enable —Enables an MCU interrupt when a CVR command is executed.	
DSIE Bit 9	DSP Interrupt Enable —Enables a DSP IRQD interrupt to the DSP through the MDI when a dsp_int command is executed.	
MCIE2 Bit 6	MCU Interrupt 2 Enable —Enables an MCU interrupt when an mcu_int2 command is executed.	
MCIE1 Bit 5	MCU Interrupt 1 Enable —Enables an MCU interrupt when an mcu_int1 command is executed.	
MCIE0 Bit 4	MCU Interrupt 0 Enable —Enables an MCU interrupt when an mcu_int0 command is executed.	
RSNIE Bit 2	Reference Slot Number Interrupt Enable — enables an MCU interrupt when the RSC decrements to zero.	
CFNIE Bit 1	Channel Frame Number Interrupt Enable — Enables an MCU interrupt when the CFC decrements to zero.	
CFIE Bit 0	Channel Frame Interrupt Enable —Enables an MCU interrupt when the CTIC decrements to zero.	

Table 10-8.	PTIER Description



Freescale	Semiconductor,	Inc.
-----------	----------------	------

PTSR Protocol Timer Status Register											\$0020_3804					
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
		PCE	MBUE	EOFE	THS	DVI	DSPI			MCU2	MCU1	MCU0		RSNI	CFNI	CFI
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Each of these bits is cleared by writing it with 1.Writing zero to a bit has no effect.

Name	Description	Settings						
PCE Bit 14	Pin Contention Error —Set when two events attempt to drive opposite values to a PT pin simultaneously.	0 = PCE has not occurred (default). 1 = PCE has occurred.						
MBUE Bit 13	Macro Being Used Error—Set when a frame table command calls a macro that is already active.	0 = MBUE has not occurred (default).1 = MBUE has occurred						
EOFE Bit 12	End of Frame Error—Set when CFE occurs before an end_of_frame command.	0 = EOFE has not occurred (default).1 = EOFE has occurred.						
THS Bit 11	Timer Halt State —Indicates if the PT is in halt state. Operation resumes from the beginning of frame table 0 when THS is cleared.	0 = Normal mode (default). 1 = Halt mode.						
DVI Bit 10	DSP Vector Interrupt —Set by a CVR event.	0 = DVI has not occurred (default). 1 = DVI has occurred.						
DSPI Bit 9	DSP Interrupt —Set by a dsp_int event.	0 = DSPI has not occurred (default). 1 = DSPI has occurred.						
MCUI2 Bit 6	MCU2 Interrupt—Set by an mcu_int2 event.	0 = MCUI2 has not occurred (default). 1 = MCUI2 has occurred.						
MCUI1 Bit 5	MCU1 Interrupt-Set by an mcu_int1 event.	0 = MCUI1 has not occurred (default). 1 = MCUI1 has occurred.						
MCUI0 Bit 4	MCU0 Interrupt-Set by an mcu_int0 event.	0 = MCUI0 has not occurred (default). 1 = MCUI0 has occurred.						
RSNI Bit 2	Reference Slot Number Interrupt —Set when the RSC decrements to zero.	0 = RSNI has not occurred (default). 1 = RSNI has occurred.						
CFNI Bit 1	Channel Frame Number Interrupt —Set when the CFC decrements to zero.	0 = CFNI has not occurred (default). 1 = CFNI has occurred.						
CFI Bit 0	Channel Frame Interrupt —Set when the CTIC decrements to zero.	0 = CFI has not occurred (default). 1 = CFI has occurred.						

Table 10-9. PTSR Description



Freescale Semiconductor, Inc.

PT Registers

PTE	/R				Protocol Timer Event Register									\$0020_3806			
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0	
													THIP	TXMA	RXMA	ACT	
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

PTEVR is a read-only register.

Name	Description	Settings												
THIP Bit 3	Timer Halt in Process —Indicates if the PT is in the process of halting.	0 = Normal mode (default). 1 = Halt mode in progress.												
TxMA Bit 2	Transmit Macro Active	0 = Not active(default). 1 = Active.												
RxMA Bit 1	Receive Macro Active	0 = Not active(default). 1 = Active.												
ACT Bit 0	Active Frame Table	0 = Frame table 0 active (default). 1 = Frame table 1 active.												

Table 10-10. PTEVR Description




Table 10-11. TIMR Description

Name		Description									
TIMV Bits 8–0	Time Interval Modulus Value —This field contains the value loaded into CTIG when it rolls over. When TIMV = n, the PT reference clock TICK frequency is $MCU_CLK/(n+1)$. This register should be written before the PT is enabled.										
	Note: In normal operation, TIMR must be greater than 5 to ensure reliable PT event generative to 5 are sufficient for tracking channel activity when not execute events, such as in low power modes. TIMR values of 0 and 1 are not execute events.										





CTIC Channel Time Interval Counter													\$0020_380A			
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
			CTIV[13:0]													
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 10-12. CTIC Description

Name	Description
CTIV[13:0] Bits 13–0	Channel Time Interval Value —This field contains the current CTIC value. CTIC is described on page 10-3.




Table 10-13. CTIMR Description

Name	Description
CTIMV Bits 13–0	Time Interval Modulus Value —This field contains the value loaded into CTIC when it rolls over or when a reload_counter command. The actual CTIC modulus is equal to CTIMV + 1. For example, to obtain a CTIC modulus value of 2400, this field should be written with 2399 (=\$95F).

CFC			Channel Frame Counter												\$0020_380E		
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0	
											C	FCV[8:	0]				
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Table 10-14. CFC Description

Name		Description											
CFCV[8:0] Bits 8–0	Channe page 10	el Time Interval Value—This field contains the current CFC value. CFC is described on D-3.											
	Note:	Writing CFC with zero when it is enabled sets the CFNI bit in PTSR and generates an interrupt if the CFNIE bit in PTIER is set.											






Table 10-15. CFMR Description

Name	Description
CFMV Bits 8–0	Channel Frame Modulus Value —This field contains the value loaded into CFC when it is enabled and when it rolls over. A CFMV value of 0 is not supported. This register should be written before the CFC is enabled.

RSC				Reference Slot Counter											\$0020_3812			
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0		
												RSC	V [7:0]					
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Table 10-16. RSC Description

Name		Description										
RSCV[7:0] Bits 7–0	Refere page 1	nce Slot Count Value—This field contains the current RSC value. RSC is described on 0-4.										
	Note:	Writing RSC with zero when it is enabled sets the RSNI bit in PTSR and generates an interrupt if the RSNIE bit in PTIER is set.										

RSM	R		Reference Slot Modulus Register												\$0020_3814			
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0		
												RSM	V[7:0]					
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

Table 10-17. RSMR Description

Name	Description
RSMV Bits 7–0	Reference Slot Modulus Value —This field contains the value loaded into RSC when it is enabled and when it rolls over. An RSMV value of 0 is not supported. This register should be written before the RSC is enabled.






Table 10-18. FTPTR Description

Name	Description
FTPTR[6:0] Bits 6–0	Frame Table Pointer[6:0] — These read-only bits contain a pointer to the next frame table entry.




Table 10-19. MTPTR Description

Name	Description
TxPTR[6:0] Bits 14–8	Transmit Macro Pointer[6:0] —These read-only bits contain a pointer to the next transmit macro table entry.
RxPTR[6:0] Bits 6–0	Receive Macro Pointer[6:0] —These read-only bits contain a pointer to the next receive macro table entry.

FTB	٩R		Frame Table Base Address Register												\$0020_3820			
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0		
				F٦	FBA1[6:	0]				FTBA0[6:0]								
RESET	0	_	_	_	_	_	_	_	0	_	_	_	_	_	_	_		

Table 10-20. FTBAR Description

Name	Description
FTBA1[6:0] Bits 14–8	Frame Table 1 Base Address[6:0] —These bits specify the offset from the beginning of PT RAM (\$0020_3000) of the first entry in Frame Table 1. They should be initialized before the PT is enabled.
FTBA0[6:0] Bits 6–0	Frame Table 0 Base Address[6:0]—These bits specify the offset from the beginning of PT RAM of the first entry in Frame Table 0. They should be initialized before the PT is enabled.



Freescale Semiconductor, Inc.

PT Registers

MTB	AR			Ma	acro	Table	e Bas	se Ad	ldres	s Re	giste	r		\$00)20_	3822
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
				T	xBA1[6:	0]						R	xBA0[6:	0]		
RESET	0	_	_	_	_	_	_	-	0	_	_	_	_	_	_	_

Table 10-21. MTBAR Description

Name	Description
TxBA1[6:0] Bits 14–8	Transmit Macro Base Address[6:0] —These bits specify the offset from the beginning of PT RAM of the first entry in the transmit macro. They should be initialized before the first transmit macro is activated.
RxBA0[6:0] Bits 6–0	Receive Macro Base Address[6:0] —These bits specify the offset from the beginning of PT RAM of the first entry in the receive macro. They should be initialized before the first receive macro is activated.

DTP	TR	R Delay Table Pointer							\$0020_3824							
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
			TDBA	A[3:0]		T	OPTR[2	:0]			RDB/	4[3:0]		R	OPTR[2	2:0]
RESET	0	_	_	-	-	_	_	_	0	_	_	_	-	_	_	_

Table 10-22. DTPTR Description

Name	Description
TDBA[3:0] Bits 14–11	Transmit Macro Delay Table Base Address[3:0] —These bits determine the location in memory of the first entry in the transmit macro delay table. They contain the four most significant bits of the 7-bit offset from the beginning of PT RAM. TDBA should be initialized before the first transmit macro is activated.
TDPTR[2:0] Bits 10–8	Transmit Macro Delay Pointer[2:0] —These read-only bits are the three-bit offset from TDBA that point to the delay table entry of the active transmit macro. They are specified by the particular event code that called the macro.
RDBA[3:0] Bits 6–3	Receive Macro Delay Table Base Address[3:0] —These bits determine the location in memory of the first entry in the receive macro delay table. They contain the four most significant bits of the 7-bit offset from the beginning of PT RAM. RDBA should be initialized before the first receive macro is activated.
RDPTR[2:0] Bits 2–0	Receive Macro Delay Pointer[2:0] —These read-only bits are the three-bit offset from TDBA that point to the delay table entry of the active receive macro. They are specified by the particular event code that called the macro.

10.4.2 GPIO Registers




Table 10-23. PTPCR Description

Name	Description	Settings
PTPC[7:0] Bits 7–0	PT Port Control —Each of these bits determines if the corresponding TOUT pin functions as a PT TOUT pin or GPIO.	0 = GPIO (default). 1 = Protocol timer pin (TOUT)




Table 10-24. PTDDR Description

Name	Description	Settings
PTDD[7:0] Bits 7–0	PT Data Direction —For each PT pin that is configured as GPIO, the corresponding PTDD pin determines if it is an input or output.	0 = Input (default). 1 = Output




Table 10-25. PTPDR Description

Name	Description				
PTPD[7:0] Bits 7–0	PT Port Data —The function of each of these bits depends on how the corresponding TOUT pin is configured.				
	 PT Reading PTPDn reflects the internal latch. Writing PTPDn writes the data latch. If the PT is disabled (TE = 0), the PTPDn is the initial state of the TOUT driver. 	ıl			
	GPI Reading PTPDn reflects the pin value. Writing PTPDn writes the data latch.				
	GPO Reading PTPDn reflects the data latch, which equals the pin value. Writing PTPDn writes the data latch which drives the pin value.				

10-26

Semiconductor, Inc.

reescale

LL.



10.5 Protocol Timer Programming Example

The following lines illustrate a typical series of entries in the event table.

<abs tic=""></abs>	trigger QSPI_0	
<abs tic=""></abs>	Rx_macro0Start	Rx burst timing macro
<abs tic=""></abs>	Tx_macro1start	Tx burst timing macro
<abs tic=""></abs>	trigger CVR5	
<abs tic=""></abs>	Rx_macro2start	Rx burst timing macro
<abs tic=""></abs>	Table_change	

Frame Table No. 1

<abs tic=""></abs>	Rx_macro2start	Rx burst timing macro
<abs tic=""></abs>	DSP_int	DSP interrupt
<abs tic=""></abs>	MCU int 0	MCU interrupt

- <abs TIC> trigger QSPI_2
- <abs TIC> Tx_macro3start Tx burst timing macro
- <abs TIC> End_of_frame_repeat

Receive Macro Table

<rel TIC>

- <rel TIC> Assert_Tout3
- activate delay

activate delay

<rel TIC> trigger QSPI_1

delay

- <rel TIC> Negate_Tout3
- <rel TIC> End_of_macro

Transmit Macro Table

- <rel TIC> Assert_Tout6
- <rel TIC> Assert_Tout7
- <rel TIC> trigger CVR2
- <rel TIC> delay
- <rel TIC> MCU_int_0
- <rel TIC> Negate_Tout6
- <rel TIC> End_of_macro



Freescale Semiconductor, Inc.

Protocol Timer Programming Example



Chapter 11 UART

The Universal Asynchronous Receiver/Transmitter (UART) module provides communication with external devices such as modems and other serial devices. Key features of the UART include the following:

- Full duplex operation.
- Full 8-wire serial interface.¹
- Direct support of the Infrared Data Association (IrDA) mechanism.
- Robust receiver data sampling with noise filtering.
- 16-word FIFOs for transmit and receive, block-addressable with the LDM and STM instructions.
- 7- or 8-bit characters with optional even or odd parity and one or two stop bits.
- BREAK signal generation and detection.
- 16x bit clock generator providing bit rates from 300 bps to 525 Kbps.
- Four maskable interrupts.
- $\overline{\text{RTS}}$ interrupt providing wake from STOP mode.
- Low power modes.
- Internal or external 16x clock.
- Far-end baud rate can be automatically determined (autobaud).²

The UART performs all normal operations associated with "start-stop" asynchronous communication. Serial data is transmitted and received at standard bit rates in either NRZ or IrDA format.

11.1 UART Definitions

The following definitions apply to both transmitter and receiver operation:

^{1.}Using GPIO pins for $\overline{\text{DSR}}$, $\overline{\text{DCD}}$, $\overline{\text{DTR}}$, and $\overline{\text{RI}}$.

^{2.}Using the GP timer.

Bit Time—The time allotted to transmit or receive one bit of data.

Start Bit—One bit-time of logic zero that indicates the beginning of a data frame. A start bit must begin with a one-to-zero transition.

Stop Bit—One bit-time of logic one that indicates the end of a data frame.

Frame—A series of bits consisting of the following sequence:

1. A start bit

UART Architecture

- 2. 7 or 8 data bits
- 3. optional parity bit
- 4. one or two stop bits

BREAK—A frame in which all bits, including the stop bit, are logic zero. This frame is normally sent to signal the end of a message or the beginning of a new message.

Framing Error—An error condition in which the expected stop bit is a logic zero. This can be caused by a misaligned frame, noise, a BREAK frame, or differing numbers of data and/or stop bits between the two devices. Note that if a UART is configured for two stop bits and only one stop bit is received, this condition is not considered a frame error.


Parity Error—An error condition in which the calculated parity of the received data bits in a frame differs from the frame's parity bit. Parity error is only calculated after an entire frame is received.

Overrun Error—An error condition in which the receive FIFO is full when another character is received. The received character is ignored to prevent overwriting the existing data. An overrun error indicates that the software reading the FIFO is not keeping up with character reception on the RxD line.

11.2 UART Architecture

This section provides a brief description of the UART transmitter, receiver, clock generator, infrared interface, pins, and frame configuration. A block diagram of the UART is presented in Figure 11-1.





11.2.1 Transmitter

The UART transmitter contains a 16-word FIFO (UTX) with one character (byte) per word. Word-aligned characters enable the MCU to perform block writes using the Store Multiple (STM) command. The transmitter adds start, stop and optional parity bits to each character to generate a transmit frame. It then shifts the frame out serially on the UART transmission pin, TxD. One bit is shifted on each cycle of a "1x" transmit clock. It derives the 1x clock from the "16x" clock produced by the clock generator. Transmission can begin as soon as UTX is written, or can be delayed until the far-end receiver asserts the RTS signal. Interrupts can be generated when RTS changes state and when UTX is empty or the number of untransmitted words falls below a programmed threshold. The transmitter is enabled by setting the TxEN bit in UART Control Register 1 (UCR1).

11.2.2 Receiver

The UART receiver contains a 16-word FIFO (URX), one character per word, enabling the MCU to perform block reads using the Load Multiple (LDM) command. It receives bits serially from the UART receive pin, RxD, strips the start, stop, and parity (if present) bits and stores the characters in URX. To provide jitter and noise tolerance, the receiver samples each bit 16 times and applies a voting technique to determine the bit's value. The receiver monitors data for proper frame construction, BREAK characters (all zeros), parity errors, and receiver overrun. Each of the 16 URX words contains a received character data field, error flags and a 'character ready' flag to indicate when the character



UART Architecture

is ready to be read. Errors flags include those for frame, parity, BREAK, and receiver overrun, as well as a general error flag. In the event of a receiver overrun, the receiver can deassert the $\overline{\text{CTS}}$ signal to turn off the far-end transmitter. The receiver is enabled by setting the RxEN bit in UCR1.

11.2.3 Clock Generator

The clock generator provides a 16x clock signal for the transmitter and receiver. The input can be either CKIH or an external clock, SCLK, applied to the INT7/DTR pin, depending on the state of the CLKSRC bit in UART Control Register 2 (UCR2). CKIH is divided by a 12-bit value written in the UART Bit Rate Generator Register (UBRGR).

11.2.4 Infrared Interface

The Infrared Interface converts data to be transmitted or received as specified in the IrDA Serial Infrared Physical Layer Specification. Each "zero" driven on the TxD pin is a narrow logic high pulse, 3/16 of a bit time in duration; each "one" is a full logic low. The receiver in kind interprets a narrow pulse on RxD as a "zero" and no pulse as a "one". External circuitry is required to drive an infrared LED with TxD and to convert received infrared signals to electrical signals for RxD. The Infrared Interface is enabled by setting the IREN bit in UCR1.

11.2.5 UART Pins

The DSP56652 provides pins for $\overline{\text{RTS}}$, $\overline{\text{CTS}}$, TxD, and RxD. The remaining UART signals can be implemented with GPIO pins. Suggested GPIO pin allocations are listed in Table 11-1, but any GPIO pins can be used.

UART Signal	Suggested Pin	Peripheral
DCD (Data Carrier Detect)	ROW6	Keypad Port-see Section 13.2 on page 13-4
RI (Ring Indicator)	ROW7	
DSR (Data Set Ready)	INT6	Edge Port-see Section 7.3 on page 7-15
DTR (Data Terminal Ready)	INT7	

Table 11-1. Suggested GPIO Pins for UART Signals

In addition, any unused UART pins can be configured for GPIO.

11.2.6 Frame Configuration

The DSP56652 UART configuration must match that of the external device. The most common frame format consists of one start bit, eight data bits (LSB first), no parity bit,

DSP56652 User's Manual



and one stop bit, for a total of 10 bit times per frame. All elements of the frame—the number of data and stop bits, parity enabling and odd/even parity—are determined by bits in UCR2.

11.3 UART Operation

This section describes UART transmission and reception, clock generation, and operation in low power and Debug modes.

The UART is enabled by setting the UEN bit in UCR1.

11.3.1 Transmission

The MCU writes data for UART transmission to UTX. Normally, the UART waits for $\overline{\text{RTS}}$ to be asserted before beginning transmission. The $\overline{\text{RTS}}$ pin can be monitored by reading the RTSS bit in the UART Status Register (USR). When $\overline{\text{RTS}}$ changes state, the RTSD bit in USR is set. If the RTSDIE bit in UCR1 has been set, an interrupt is generated as well. This interrupt can wake the MCU from STOP mode. If $\overline{\text{RTS}}$ is deasserted in mid-character, the UART completes transmission of the character before shutting off the transmitter. Transmitter operation can also proceed without $\overline{\text{RTS}}$ by setting the IRTS bit in UCR2. In this case, $\overline{\text{RTS}}$ has no effect on the transmitter or RTSD and cannot generate an interrupt.

A BREAK character can be sent by setting the SNDBRK bit in UCR1. When the MCU sets SNDBRK, the transmitter completes any frame in progress and transmits zeros, sampling SNDBRK after every bit is sent. UTX can be written with more transmit data while SNDBRK is set. When it samples SNDBRK cleared, the transmitter sends two marks before transmitting data (if any) in UTX. Care must be taken to ensure that SNDBRK is set for a sufficient length of time to generate a valid BREAK.

When all data in UTX has been sent and the FIFO and shifter are empty, the TXE bit in USR is set. If the amount of untransmitted data falls below a programmed threshold, the TRDY bit in USR is set. The threshold can be set for one, four, eight, or fourteen characters by writing TxFL[1:0] in UCR1. Both TXE and TRDY can trigger an interrupt if the TXEIE and TRDYIE bits respectively in UCR1 are set. The two interrupts are internally wire-or'd to the interrupt controller.

11.3.2 Reception

The RxD line is at a logic one when it is idle. If the pin goes to a logic low, and the receiver detects a qualified start bit, it proceeds to decode the succeeding transitions on the RxD pin, monitoring for the correct number of data and stop bits and checking for parity according to the configuration in UCR2. When a complete character is decoded, the data



UART Operation

is written to the data field in a URX register and the CHARRDY bit in that register is set. If a valid stop bit is not detected a frame error is flagged by setting the URX FRMERR bit. A parity error is flagged by setting the PRERR bit. If a BREAK frame is detected the BRK and FRMERR flags are set. If the URX is about to overflow (i.e., the FIFO is full as another character is being received), the OVRRUN flag is set. If any of these four flags is set, the ERR bit is also set. If the number of unread words exceeds a threshold programmed by the RxFL[1:0] bits in UCR1, the RRDY bit in USR is set, and an interrupt is generated if the RRDYIE bit in UCR1 has been set. Adjusting the threshold to a value of one can effectively generate an interrupt every time a character is ready. Reading the URX clears the interrupt and all the flags.

The $\overline{\text{CTS}}$ pin can be asserted to enable the far-end transmitter, and deasserted to prevent receiver overflow. $\overline{\text{CTS}}$ is driven by receiver hardware if the CTSC bit in UCR2 is set. The pin is driven by software via the CTSD bit in UCR2 if CTSC is cleared.

11.3.3 UART Clocks

The clock generator provides a 16x bit clock for the transmitter and receiver. Software can select either an external or internally-generated clock through the CLKSRC bit in UCR2. Clearing CLKSRC selects the internal clock which is derived by dividing CKIH by a number between 1 and 4096, determined by UBRGR. This provides sufficient flexibility to generate standard baud rates from a variety of clock sources. Clock error calculation is straightforward, as shown in Example 11-1.

Example 11-1. UART Baud Error Calculation

_		
	Desired baud rate	= 115.2 kbps
	Input clock	= 16.8 MHz
	Divide ratio	= 9 (UBRGR[11:0] = 8)
	Actual baud rate	= 16.8 MHz / 9 / 16 = 116.67 kHz
	Actual/required ratio	= 116.67 / 115.2 = 1.0127
	Error per bit	= 1.27%
	Error per 12-bit frame	e=15%

Setting the CLKSRC bit selects an external clock, SCLK, which is input on the $INT7/\overline{DTR}$ pin.

11.3.4 Baud Rate Detection (Autobaud)

The baud rate from the far-end transmitter can be determined in software by observing the duration of the logic one and logic zero states of the Input Capture 1 (IC1) module, which is internally connected to RxD for this purpose.



11.3.5 Low-Power Modes

The UART serial interface operates as long as the 16x bit clock generator is provided with a clock and the UART is enabled (the UARTEN bit in UCR1 is set). The internal bus interface is operational if the system clock is running. The RXEN, TXEN, and UARTEN bits enable low-power control through software. UART functions in the various hardware-controlled low power modes is shown in Table 11-2.


	Normal	WAIT	DOZE	STOP	
	Mode	Mode	DOZE = 0	DOZE = 1	Mode
System Clock	ON	ON	ON	ON	OFF
UART Serial I/F	ON	ON	ON	OFF	OFF
Internal Bus	ON	ON	ON	OFF	OFF

 Table 11-2.
 UART Low Power Mode Operation

If DOZE mode is entered with the DOZE bit asserted while the UART serial interface is receiving or transmitting data, the UART completes the receive or transmit of the current character, then signals to the far-end transmitter or receiver to stop sending or receiving. Control, status, and data registers do not change when entering or exiting low-power modes.

11.3.6 Debug Mode

In Debug mode, URX reads do not advance the internal RX FIFO pointer, so repeated URX reads do not cause the URX to change once it contains a valid character.



11.4 UART Registers

Table 11-3 is a summary of the UART control and GPIO registers, including the acronym, bit names, and address (least-significant halfword) of each register. The most-significant halfword of all register addresses is \$0020.

				l ab	le 1	1-3.	UAK	Reć	giste	rS	um	mai	ſY							
URX	1	5	14	13		12	11		10	9	8	7	6	5	4	3	2	2	1	0
\$4000– 403C	CHAF	RDY	ERR	OVRR	UN	FRMEF	R BR	K PR	ERR						Rx	DAT	A			
UTX	15	14	13	12	11	10	9	8	7	(6	5	4		3	2		1		0
\$4040– 407C													Тх	DA	TA					
UCR1	15	14	13	12	11	10	9	8	7		6		5		4	3	2	1		0
\$4080	TxFL	[1:0]T	RDIE	XENF	RxFL	[1:0] RI	RDYIE	RxEN	IRE	ΝΤ	XEIE	RT	SDIE	SN	DBF	RK		002	ZEI	JEN
UCR2	15	14	13	12	11	10	9	8	7	6		5		4		3	2	1	I	0
\$4082									, ROE				CLK				~			
													I		_					
UBRGR	15	14	13	12	11	10	9	8	7	6		5	4		3	2		1		0
\$4084										С	D[11	[0:								
USR	15	14	13	12	11	10	9	8	7		6	5		4	3		2	1		0
\$4086	TXE	RTS	STRD	Y			RRD	1				RTS	D							
UTS	15	14	13		12	11	10	9	8		7	6	5	4		3	2	-	1	0
\$4088	-			RR L			LOOPI					-	-							-
UPCR	15	14	13	12	11	10	9	8	7		6	5	4		3	2		1		0
\$408A	15							0				5			0		C[3	-		
UDDR	15	14	13	12	11	10	9	8	7	_	6	5	4	_	3	2		1		0
\$408C																PI	DC[3:0		
UPDR	15	14	13	12	11	10	9	8	7		6	5	4		3	2		1		0
\$408E																P	D[3	8:0]		

Table 11-3. UART Register Summary



11.4.1 UART Control Registers

URX		ι	UART Receive Register										\$0020_4000			
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
	CHARRDY	ERR	OVRRUN	FRMERR	BRK	PRERR						Rx D	ΑΤΑ			
RESET	0	0	0	0	0	0	0	0	_	—	_	—	—	_	_	_

The 16-entry receive buffer FIFO is accessed through the URX register at address \$0020_4000. This register is actually mapped to 16 word addresses from \$0020_4000 to \$0020_403C to support LDM instructions. At reset, the flag bits in the most significant byte are cleared, and the least significant byte, which holds the received character, contains random data.

Name	Description	Settings
CHARRDY Bit 15	Character Ready —Set when the complete character has been received and error conditions have been evaluated. Cleared when the register is read.	0 = Character not ready (default). 1 = Character ready.
ERR Bit 14	Error Detected —Set when any of the error conditions indicated in bits 13–10 is present. Cleared when the register is read.	0 = No error detected (default).1 = Error detected.
OVRRUN Bit 13	Receiver Overrun —Set when incoming data is ignored because the URX FIFO is full. An overrun error indicates that MCU software is not keeping up with the receiver. Under normal conditions, this bit should never be set. Cleared when the register is read.	0 = No overrun (default). 1 = Overrun error.
FRMERR Bit 12	Frame Error —Set when a received character is missing a stop bit, indicating that the data may be corrupted. Cleared when the register is read.	 0 = No framing error detected (default). 1 = Framing error detected for this character.
BRK Bit 11	BREAK Detect —Set when all bits in the frame, including stop bits, are zero, indicating that the current character is a BREAK. FRMERR is also set. If odd parity is employed, PRERR is also set. BRK is cleared when the register is read.	 0 = BREAK not detected (default). 1 = BREAK detected for this character.
PRERR Bit 10	Parity Error —Set when parity is enabled and the calculated parity in the received character does not match the received parity bit, indicating that the data may be corrupted. PRERR is never set when parity is disabled. Cleared when the register is read.	 0 = No parity error (default). 1 = Parity error detected for this character.
Rx DATA Bits 7–0	Received Data —This field contains the character i zero.	n a received frame. In 7-bit mode, bit 7 is always

Go to: www.freescale.com



UART Registers

UTX	UTX UART Transmit Register														\$0020_4040				
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0			
												Tx D	ATA						
RESET	0	0	0	0	0	0	0	0	_	_	_	_	_	_	_	_			

The 16-entry transmit buffer FIFO is accessed through the UTX register at address \$0020_4040. This register is actually mapped to 16 word addresses from \$0020_4040 to \$0020_407C to support STM instructions. Reading one of these registers returns zeros in bits 15–8 and random data in bits 7–0.

Name	Description Settings											
Tx DATA Bits 7–0	Transmit Data —This field contains data to be tran register initiates transmission of a new character. I ignored. Tx DATA should only be written when the accept more data.	Data is transmitted LSB first. In 7-bit mode, bit 7 is										



UCR1							UART Control Register 1								\$0020_4080				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0			
	TxFl	[1:0]	TRDYIE	TXEN	RxFL	[1:0]	RRDYIE	RxEN	IREN	TXEIE	RTSDIE	SNDBRK			DOZE	UEN			
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

Table 11-6. UCR1 Description

Name	Description	Settings
TXFL[1:0] Bits 15–14	Transmit FIFO Interrupt Trigger Level—These bits determine the number of available registers in UTX required to indicate to the MCU that space is available to write data to be transmitted. When the number of available registers rises above this threshold, the TRDY bit in USR is set and a maskable interrupt can be generated	00 = One FIFO slot (default). 01 = Four FIFO slots. 10 = Eight FIFO slots. 11 = Fourteen FIFO slots.
TRDYIE Bit 13	 Transmitter Ready Interrupt Enable – Setting this bit enables an interrupt when the space available in UTX reaches the threshold determined by TxFL[1:0]. Note: Either the EUTX bit in the NIER or the EFUTX bit in the FIER must also be set in order to generate this interrupt (see page 7-7). 	 0 = Interrupt disabled (default). 1 = Interrupt enabled.
TXEN Bit 12	Transmitter Enable —Setting this bit enables the UART transmitter. If TXEN is cleared during a transmission, the transmitter is immediately disabled and the TxD pin is pulled high. The UTX cannot be written while TXEN is cleared.	 0 = Transmitter disabled (default). 1 = Transmitter enabled.
RXFL[1:0] Bits 11–10	Receive FIFO Interrupt Trigger Level —These bits determine the number of received characters in URX required to indicate to the MCU that the URX should be read. When the number of registers containing received data rises above this threshold, the RRDY bit in USR is set and a maskable interrupt can be generated.	00 = One FIFO slot (default). 01 = Four FIFO slots. 10 = Eight FIFO slots. 11 = Fourteen FIFO slots.
RRDYIE Bit 9	Receiver Ready Interrupt Enable —Setting this bit enables an interrupt when the number of received characters in UTX reaches the threshold determined by RxFL[1:0].	 0 = Interrupt disabled (default). 1 = Interrupt enabled.
	Note: Either the EURX bit in the NIER or the EFURX bit in the FIER must also be set in order to generate this interrupt (see page 7-7).	



UART Registers

Name	Description	Settings
RXEN Bit 8	Receiver Enable —Setting this bit enables the UART transmitter.	0 = Receiver disabled (default). 1 = Receiver enabled.
	Note: The receiver requires a valid one-to-zero transition to accept a valid character, and will not recognize BREAK characters if the RxD line is at a logic low when the receiver is enabled.	
IREN Bit 7	Infrared Interface Enable —Setting this bit enables the IrDA infrared interface, configuring the RxD and TxD pins to operate as described in Section 11.2.4 on page 11-4.	0 = Normal NRZ (default). 1 = IrDA.
TXEIE Bit 6	Transmitter Empty Interrupt Enable —Setting this bit enables an interrupt when all data in UTX has been transmitted.	0 = Interrupt disabled (default).1 = Interrupt enabled.
	Note: Either the EUTX bit in the NIER or the EFUTX bit in the FIER must also be set in order to generate this interrupt (see page 7-7).	
RTSDIE Bit 5	RTS Delta Interrupt Enable —Setting this bit enables an interrupt when the RTS pin changes state.	0 = Interrupt disabled (default).1 = Interrupt enabled.
	Note: Either the EURTS bit in the NIER or the EFRTS bit in the FIER must also be set in order to generate this interrupt (see page 7-7).	
SNDBRK Bit 4	Send BREAK—Setting this forces the transmitter to send BREAK characters, effectively pulling the TxD pin low until SNDBRK is cleared. SNDBRK cannot be set unless TXEN and UEN are both set.	 0 = Normal transmission (default). 1 = BREAK characters transmitted.
DOZE Bit 1	UART DOZE Mode	0 = UART ignores DOZE mode (default). 1 = UART stops in DOZE mode.
UEN Bit 0	UART Enable —This bit must be set to enable the UART. If UEN is cleared during a transmission, the transmitter stops immediately and pulls TxD to logic one.	0 = UART disabled (default). 1 = UART enabled.

Table 11-6. UCR1 Description (Continued)

Freescale Semiconductor, Inc.



UART Registers

UCR2 UART Control Register 2													\$0020_4082			
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
		IRTS	CTSC	CTSD				PREN	PROE	STPB	CHSZ	CLKSRC				
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 11-7. UCR2 Description

Name	Description	Settings
IRTS Bit 14	Ignore RTS Pin —Setting this bit configures the UART to ignore the $\overline{\text{RTS}}$ pin, enabling it to transmit at any time. When IRTS is cleared, the UART must wait for $\overline{\text{RTS}}$ to assert before it can transmit.	0 = RTS qualifies data transmission (default). 1 = RTS ignored.
CTSC Bit 13	$\overline{\text{CTS}}$ Pin Control —This bit determines whether hardware or software controls the $\overline{\text{CTS}}$ pin. When CTSC is set, the receiver controls $\overline{\text{CTS}}$, automatically deasserting it when URX is full. When CTSC is cleared, the $\overline{\text{CTS}}$ pin is driven by the CTSD bit.	 0 = CTSD bit controls CTS (default). 1 = Receiver control CTS.
CTSD Bit 12	CTS Driver —This bit drives the CTS pin when CTSC is cleared. Setting this bit asserts CTS, meaning that it is driven low; clearing CTSD deasserts (pulls high) CTS. When CTSC is set this bit has no effect.	0 = $\overline{\text{CTS}}$ driven high (default). 1 = $\overline{\text{CTS}}$ driven low.
PREN Bit 8	Parity Enable —Controls the parity generator in the transmitter and the parity checker in the receiver.	0 = Parity disabled (default).1 = Parity enabled.
PROE Bit 7	Parity Odd/Even —Determines the functionality of the parity generator and checker. This bit has no effect if PREN is cleared.	0 = Even parity (default). 1 = Odd parity.
STPB Bit 6	Stop Bits —Determines the number of stop bits transmitted. The STPB bit has no effect on the receiver, which expects one or more stop bits.	0 = One stop bit (default). 1 = Two stop bits.
CHSZ Bit 5	Character Size—Determines the number of character bits transmitted and expected.	0 = 8 character bits (default). 1 = 7 character bits.
CLKSRC Bit 4	Clock Source —Determines the source of the 16x transmit and receive clock. This bit should not be changed during a transmission.	0 = CKIH divided by UBRGR (default). 1 = IRQ7/DTR pin.



UART Registers

UBR	GR			U	ART	Bit F	\$0020_4084									
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
						CD[11:0]										
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 11-8. UBRGR Description

Name	Description	Settings
CD[11:0] Bits 11–0	Clock Divider —If the CLKSRC bit in UCR2 is clea this field to generate the 16x bit clock. The actual di a value of \$000 yields a divisor of 1, and \$FFF yield	visor is equal to the value in CD[11:0] plus one, i.e.,

USR	USR UART Status Register													\$00	\$0020_4086		
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0	
	TXE	RTSS	TRDY				RRDY				RTSD						
RESET	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	

All bits are read-only, and writes have no effect, with the exception of RTSD, which is cleared by writing it with one.

		1
Name	Description	Settings
TXE Bit 15	Transmitter Empty —Set when all data in UTX FIFO has been sent. Cleared by a write to UTX.	 0 = UTX or transmit buffer contains unsent data (default). 1 = UTX and transmit buffer empty.
RTSS Bit 14	RTS Pin Status —Indicates the current status of th the RTS pin is taken immediately before this bit is p	
TRDY Bit 13	Transmitter Ready —Set when the number of unsent characters in UTX FIFO falls below the threshold determined by the TxFL bits in UCR1. Cleared when the MCU writes enough data to fill the UTX above the threshold.	 0 = Number of unsent characters is above the threshold (default). 1 = Number of unsent characters is below the threshold.
RRDY Bit 9	Receiver Ready —Set when the number of characters in URX FIFO exceeds the threshold determined by the RxFL bits in UCR1. Cleared when the MCU reads enough data to bring the number of unread characters in URX below the threshold.	 0 = Number of unread characters is below the threshold (default). 1 = Number of unread characters is above the threshold.
RTSD Bit 15	RTS Delta —Set when the RTS pin changes state. Cleared by writing the bit with one.	 0 = RTS has not changed state since RTSD was last cleared (default). 1 = RTS has changed state.

Table 11-9. USR Description



UTS	UART Test Register														\$0020_4088		
	Bit 15	14	13	11	10	9	8	7	6	5	4	3	2	1	Bit 0		
			FRCPERR	LOOP		LOOPIR											
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

This register is provided for test purposes and is not intended for use in normal operation.

Table 11-10. UTS Description

Name	Description	Settings
FRCPERR Bit 13	Force Parity Error—If parity is enabled, the transmitter is forced to generate a parity error as long as this bit is set.	 0 = No intentional parity errors generated (default). 1 = Parity errors generated.
LOOP Bit 12	Loop Tx and Rx —Setting this bit connects the receiver to the transmitter. The RxD pin is ignored.	0 = Normal operation (default).1 = Receiver connected to transmitter.
LOOPIR Bit 10	Loop Tx and Rx for Infrared Interface — Setting this bit connects the infrared receiver to the infrared transmitter.	0 = Normal IR operation (default).1 = IR Receiver connected to IR transmitter.



UART Registers

11.4.2 GPIO Registers

Four of the UART pins can function as GPIO, governed by the following control registers.




Table 11-11. UPCR Description

Name	Description	Settings
UPC[3:0] Bits 3–0	Pin Configuration —Each bit determines whether its associated pin functions as UART or GPIO.	0 = GPIO (default). 1 = UART




Table 11-12. UDDR Description

Name	Description	Settings
UDD[3:0] Bits 3–0	UART Data Direction —Each of these bits determines the data direction of the associated pin if it is configured as GPIO.	0 = Input (default). 1 = Output.




Table 11-13. UPDR Description

Name	Description
UPD[3:0] Bits 3–0	UART Port GPIO Data [3:0] —Each of these bits contains data for the corresponding UART pin if it is configured as GPIO. Writes to UPDR are stored in an internal latch, and driven on any port pin configured as an output. Reads of this register return the value sensed on input pins and the latched data driven on outputs



Chapter 12 Smart Card Port

The Smart Card Port (SCP) is a serial communication channel designed to obtain user information such as identification. It is a customized UART with additional features for the SCP interface, as specified by ISO 7816-3 and GSM 11.11. Typically, a DSP56652 application uses this port to obtain subscriber information, and a smart card containing this information is referred to as a Subscriber Interface Module (SIM). Figure 12-1 presents a block diagram of the SCP.




Figure 12-1. Smart Card Port Interface

Systems that do not require the SCP can configure the port as GPIO.

12.1 SCP Architecture

This section gives an overview of the SCP pins, data communication, and auto power-down circuitry.



SCP Architecture

12.1.1 SCP Pins

The SCP provides the following five pins to connect to a smart card:

- SIMDATA—a bidirectional pin on which transmit and receive data are multiplexed.
- SIMCLK—an output providing the clock signal to the smart card.
- SENSE—an input indicating if a smart card is inserted in the interface.
- $\overline{\text{SIMRESET}}$ an output that resets the smart card logic.
- PWR_EN—an output that enables an external power supply for the smart card.

The five pins can function as GPIO if the SCP function is not required. Because SCP operation requires all five pins, they cannot be configured for GPIO individually.

12.1.2 Data Communication

The SCP contains a quad-buffered receiver FIFO and a double-buffered transmitter. A single register serves both as a write buffer for transmitted data and a read buffer for received data. Reading the register clears an entry in the receive FIFO, and writing the register enters a new character to be transmitted. Three flags and optional interrupts are provided for FIFO not empty, FIFO, full, and FIFO overflow. The transmitter provides two flags and optional interrupts for character transmitted and TX buffer empty.

The SCP employs an asynchronous serial protocol containing one start bit, eight data bits, a parity bit and two stop bits. The polarity of the parity bit can established either by programming a register or, in the initial Character mode, by hardware at the beginning of each communication session. Both the card and the port can indicate receiving a corrupted frame (no stop bit) by issuing a NACK signal (pulling the SIMDATA pin low during the stop bit period). The SCP can also issue a NACK to the card when its receive buffer overflows to avoid losing further data, when it receives incorrect parity, and when it receives incorrect protocol data in Initial Character mode. Flags and optional interrupts are provided for the three NACK signals. The receiver also has flags and optional interrupts to indicate parity error, frame error, and receiver overrun.

The SCP generates a primary data clock, SIM_CLK, which is further divided to generate the bit rate. SIM_CLK also drives the SIMCLK pin, which can be synchronously pulled low by software.



12.1.3 Power Up/Down

A transition on the SENSE pin triggers both power up and power down sequences. Power up is done under software control, while power down can be controlled either by software or hardware.

12.2 SCP Operation

This section describes SCP activation and deactivation, clock generation, data transactions, and low power mode operation. A summary of the various SCP interrupts is also provided.

12.2.1 Activation/Deactivation Control

The smart card power up and power down sequences are specified in ISO 7816-3 and GSM 11.11. The signals and control bits provided by the DSP56652 to implement these sequences are illustrated in Figure 12-2 and described below.




Figure 12-2. SCP: Port Interface and Auto Power Down Logic

When the port is enabled, the SENSE input detects insertion and removal of the smart card, initiating SCP activation and deactivation. Inserting the card pulls the SENSE pin low, and removing the card pulls the pin high. The SENSE pin state is reflected in the SCSP bit in the SCP Status Register (SCPSR). A rising or falling edge on the SENSE pin sets the SMSC flag in the SCPSR, and can generate an interrupt if the SMSCIE bit in the SCP Interrupt Enable Register (SCPIER) is set.



The power up sequence specified in ISO 7816 is implemented by the DSP56652 as follows:

- 1. The SIMRESET pin is asserted (pulled low) by clearing the SCRS bit in the Smart Card Activation Control. Register (SCACR).
- 2. The smart card is powered up. The SCPE bit in the SCACR can be set to turn on an external power supply for the card.
- 3. The SIMDATA pin is put in the reception mode (tri-stated) by setting the SCDPE bit in the SCACR.
- 4. The SCP drives a stable, glitch-free clock (SIM_CLK) on the SIMCLK pin by setting the SCCLK bit in the SCACR.
- 5. $\overline{\text{SIMRESET}}$ is deasserted by clearing the SCSR bit.

The power down sequence specified in ISO 7816 is implemented by the DSP56652 as follows:

- 1. **SIMRESET** is asserted by setting the SCRS bit.
- 2. SIMCLK is turned off (pulled low) by clearing the SCCLK bit.
- 3. SIMDATA transitions from tristate to low by clearing the SCDPE bit.
- 4. SIM V_{CC} is powered off. The SCPE bit is cleared if it was used to activate an external power supply.

The power down sequence can be performed in hardware by setting the APDE bit in the SCACR. The deactivation sequence is initiated by a rising edge on the SENSE pin so that the sequence can be completed before the card has moved far enough to lose connections with the contacts. The SCACR control bits in the above power down sequence are adjusted automatically.

12.2.2 Clock Generation

SCP clock operation is illustrated in Figure 12-3 on page 12-5. The SCP generates its primary data clock, SIM_CLK, by dividing CKIH by four or five, depending on the state of the CKSEL bit in the Smart Card Port Control Register (SCPCR). To determine the bit rate, SIM_CLK is further divided by 372 (normal mode) or 64 (speed enhancement mode), controlled by the SIBR bit in the SCPCR.

SIM_CLK is also gated to the smart card through the SIMCLK pin. The pin can be pulled low to save power by clearing the SCCLK bit in the SCACR.



12.2.3 Data Transactions

This section describes the SCP data format, reception, and transmission. A summary of NACK timing is also included. Data paths are shown in Figure 12-3.




Figure 12-3. SCP: Clocks and Data



SCP Operation

12.2.3.1 Data Format

The SCP data format and protocol are compatible with ISO 7816. The data format is fixed at one start bit, eight data bits, one parity bit, and two stop bits. Either receiver can overlay a NACK during the stop bit period to indicate an error by pulling the SIMDATA pin low. The SCP generates the NACK in hardware to save software overhead.

Odd/even parity is determined by the SCPT bit in the SCPCR. This bit can be explicitly written or adjusted automatically by the first smart card transmission after the card is inserted. In the latter mode, referred to as the initial character mode, the first character sent by the smart card is either \$03 to indicate odd parity, or \$3B to indicate even parity, and the parity bit in the frame is set. The initial character mode is selected by setting the SCIC bit in the SCPCR.

12.2.3.2 SIMDATA Pin

The SIMDATA pin serves as both transmitter and receiver for the SCP. The transmitter and receiver are enabled by the SCTE and SCRE pins respectively in the SCPCR. To avoid contention on the pin, only one of these bits should be set at a given time. If both bits are cleared, the clock input to the baud generator is disabled. The first transaction after the smart card is inserted is always from card to SCP, so it is recommended that SCRE be set and SCTE cleared as part of initialization and after the card is removed.

12.2.3.3 Data Reception

When the smart card is inserted and the power up sequence is complete, the SCP puts the SIMDATA pin in tristate mode to receive the first transmission from the card. The pin is initially at a logic one. If the pin goes to a logic low, and the receiver detects a qualified start bit, it proceeds to decode the succeeding transitions on the SIMDATA pin, monitoring for eight data bits, two stop bits, and correct parity. When a complete character is decoded, the data is written to the next available space in the four-character receive FIFO. The MCU reads the data at the top of the FIFO by reading the SCP Data Register (SCPDR), and the FIFO location is cleared.

Two receive conditions can be flagged in the SCPSR:

- 1. If the FIFO is empty when the first character is received, the SCFN bit is set. An interrupt is generated if the SCFNIE bit in the SCPIER is set.
- 2. If the received character fills the FIFO, the SCFF bit is set. An interrupt is generated if the SCFFIE bit in the SCPIER is set.



Three receive error conditions can also be flagged in the SCPSR:

- 1. A parity error is flagged by setting the SCPE bit. If the NKPE bit in the SCPCR is set, a NACK is sent to the smart card.
- 2. A frame error is flagged if the stop bit is not received by setting the SCFE bit.
- 3. If the FIFO is full when another character is received, the SCOE flag is set to indicate an overrun. If the NKOVR bit in the SCPCR is set, a NACK is sent to the smart card. The new character is not transferred to the FIFO and is overwritten if another character is received before the FIFO is read.

Any of the three error conditions generates an interrupt if the SCREIE bit in the SCPIER is set.

12.2.3.4 Data Transmission

To send a character, the MCU should clear the SCRE bit and set the SCTE bit to enable transmission. The MCU then writes to the SCPDR, the data is stored in a transmit buffer, and the SCP transmits the data to the card over the SIMDATA pin. The SCP outputs a start bit, eight character bits (least significant bit first), a parity bit, and two stop bits. If the smart card detects a parity error in the transmission it sends a NACK back to the SCP, the SCP alerts the MCU of the failure by setting the TXNK bit in the SCPSR, and the MCU must retry the transmission by writing the same data to SCPDR. When a frame has been transmitted, the transmit buffer is cleared and the SCTC flag in the SCPSR is set; if the SCTCIE bit in the SCPIER has been set, an interrupt is generated. Although a transmission in progress will complete if the transmitter is disabled, it is recommended that software waits until SCTC is set before clearing the SCTE bit.

12.2.3.5 NACK Timing

The following is a summary of the timing for NACK signals as specified in ISO 7816. The unit of time used by the specification is the Elementary Time Unit, or etu, which is defined as one bit time.

A NACK pulse is generated at 10.5 etu's after the start bit. The width of the NACK pulse is 1 to 2 etu's. The NACK should be sampled at 11 etu's after the start bit. If a NACK pulse is received, the character should be retransmitted a minimum of 2 etu's after the detection of the error. The start of the repeated character should be a minimum of 2 etu's after the detection of the error bit. Figure 12-4 shows timing of the data format.






Figure 12-4. SCP Data Formats

12.2.4 Low Power Modes

If the DOZE bit in the SCPCR register is set when the MCU enters DOZE mode, the SCP completes the current transmit/receive transaction, then gates off the receive and transmit clocks. However, the clocks to the Automatic Power Down and the SENSE debouncer circuits remain enabled to allow the SCP to initiate an automatic power down if the smart card is removed during DOZE mode. All state machines and registers retain their current values. When exiting DOZE mode the SCP reenables all its clocks, and resumes operation with its previously retained state. If the DOZE bit in the SCPCR is cleared, the SCP continues full operation in DOZE mode.

When the MCU enters STOP mode, the SCP gates off the CKIH clock and freezes all state machines and registers. Software must complete all transmit/receive transactions and power down the SCP before entering STOP mode. When exiting the Stop mode, the SCP reenables all its clocks, and resumes operation with its previously retained state.



12.2.5 Interrupts

The SCP generates two interrupts to the MCU:

- SMPC is generated when the smart card position is changed (i.e., inserted or removed).
- SCP indicates all other SCP interrupt conditions generated by transmission, reception and errors. Error interrupts have priority over transmit and receive interrupts. Receive interrupts are not cleared until the SCPDR is read.

Figure 12-5 illustrates the sources and conditions that generate the various SCP interrupts.




Figure 12-5. SCP Interrupts



SCP Registers

12.3 SCP Registers

Table 12-1 is a summary of the SCP control and GPIO registers, including the acronym, bit names, and address (least-significant halfword) of each register. The most-significant halfword of all register addresses is \$0020.

	Table 12-1. SCP Register Summary																	
SCPCR	15	14	13	12	11	10	9	8	;	7	6	į	5	4	3	2	1	0
\$B000 [CKSEL	NKC	VR	DOZE	SIB	RSC	SRS	CPTS	CIC	NKPI	ESCT	SCRE
SCACR	15	14	13	12	11	10) 9	8	7	6	5	۷	1	3		2	1	0
\$B002												SCO	CLK	SCRS	SCI	DPE	SCPE	APDE
SCPIER	15	14	13	12	11	10	98		6	5	4		3		2		1	0
\$B004								-		-	· ·					-	-	MSCIE
¢2001											001			00				
SCPSR	15	14	13	12	11	10	9	8	7		6	5	4	3		2	1	0
\$B006							SCFF	SCFN	SCT	ry sc	тс т	TXNK	SCF	ESCI	ES	COE	SMSC	SCSP
SCPDR	15	14	. 1	3	12	11	10	9	8	7	,	6	5	4	3	2	1	0
\$B008				-				-				-	-	SCPD	0[7:0]	1		
, [
SCPPCR	15	5 .	14	13	12	11	10	9	8	7	•	6	5	4	3	2	1	0
\$B00A	SME	EN								PDIR	[4:0]				Ρ	DAT	[4:0]	






Table 12-2. SCPCR Description

Name	Description	Settings
CKSEL Bit 9	Clock Select —Determines if the CKIH divisor that generates SIM_CLK is 4 or 5.	0 = CKIH divided by 5 (default). 1 = CKIH divided by 4.
NKOVR Bit 8	NACK on Receiver Overrun —Enables overrun checking and reporting.	0 = NACK not generated 1 = NACK is generated on overrun error.
DOZE Bit 7	DOZE Mode —Controls SCP operation in DOZE mode.	0 = SCP ignores DOZE mode (default). 1 = SCP stops in DOZE mode.
SIBR Bit 6	SIM Baud Rate —Determines the SIM_CLK divisor to generate the SIM baud clock.	0 = Baud rate = SIM_CLK ÷ 372 (default). 1 = Baud rate = SIM_CLK ÷ 64.
SCSR Bit 5	SCP System Reset—Setting this bit resets the SC affected. If the SCSR bit is set while a character is completed before reset occurs.	
SCPT Bit 4	SCP Parity Type —Selects odd or even parity. In initial character mode, hardware adjusts this bit automatically	0 = Even parity (default). 1 = Odd parity.
SCIC Bit 3	SCP Initial Character Mode —Setting this bit implements initial character mode, in which parity is determined by the first character sent by the card after it is inserted (see page 12-6).	 0 = Parity determined by writing SCPT bit (default). 1 = Parity determined by initial character from card.
NKPE Bit 2	NACK on Parity Error —Determines if a NACK signal is sent (SIMDATA pin pulled low) if a parity error is detected. This affects both the SCP and the smart card.	0 = No NACK sent (default). 1 = NACK sent on parity error.
SCTE Bit 1	SCP Transmit Enable—Setting this bit allows data written to the transmit buffer to be loaded to the transmit shift register and shifted out on the SIMDATA pin. A transmission in progress when SCTE is cleared is completed before the transmitter is disabled.	0 = Disabled (default). 1 = Enabled.
SCRE Bit 0	SCP Receive Enable —Setting this bit allows data received on the SIMDATA pin to be shifted into the receive shift register and loaded to the receive FIFO. A reception in progress when SCRE is cleared is completed before the receiver is disabled.	0 = Disabled (default). 1 = Enabled.



SCP Registers

Freescale	Semiconductor,	Inc.
-----------	----------------	------

SCA	CR			Sm	Smart Card Activation Control Register										\$0020_B002		
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0	
												SCCLK	SCRS	SCDPE	SCPE	APDE	
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Table 12-3. SCACR Description

Name	Description	Settings
SCCLK Bit 4	Smart Card Clock—Setting this bit drives SIM_CLK to the smart card on the SIMCLK pin. Cleared by software or automatically after the card is removed if the APDE bit is set.	 0 = SIMCLK pulled low (default). 1 = SIMCLK driven by the SIM_CLK signal.
SCRS Bit 3	Smart Card Reset—This bit drives the SIMRESET pin. It is controlled automatically after the card is removed if the APDE bit is set.	0 = SIMRESET pulled low (default). 1 = SIMRESET driven high.
SCDPE Bit 2	Smart Card Data Pin Enable—Setting this bit allows the SIMDATA pin to function as a receiver or transmitter. It is cleared automatically after the card is removed if the APDE bit is set.	 0 = SIMDATA pulled low (default). 1 = SIMDATA functions as SCP transmit or receive pin.
SCPE Bit 1	Smart Card Power Enable —This bit drives the PWR_EN pin, which can switch on an external power supply to power the smart card. It is cleared automatically after the card is removed if the APDE bit is set.	0 = PWR_EN pulled low (default). 1 = PWR_EN driven high.
APDE Bit 0	Auto Power Down Enable—Setting this bit allows hardware to control the SCP pins to perform the power down sequence automatically after the smart card is removed.	 0 = Software performs power down sequence (default). 1 = Hardware automatically performs power down sequence.



SCP	IER	SCP Interrupt Enable Register \$00													0020_	B004
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
												SCTCIE	SCFNIE	SCFFIE	SCREIE	SMSCIE
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Note: In addition to the individual interrupt enable bits in the SCPIER, the following bits must also be set in order to generate the respective interrupts (see page 7-7):

SIM Sense Change—either ESMPD in the NIER or EFSMPD in the FIER All other interrupts—either ESCP in the NIER or EFSCP in the FIER.

Name	Description	Settings
SCTCIE Bit 4	SCP Transmit Complete Interrupt Enable —Allows an interrupt to be generated when the SCTC bit in the SCPSR is set.	0 = Interrupt disabled (default).1 = Interrupt enabled.
SCFNIE Bit 3	SCP Receive FIFO Not Empty Interrupt Enable —Allows an interrupt to be generated when the SCFN bit in the SCPSR is set.	
SCFFIE Bit 2	SCP Receive FIFO Full Interrupt Enable —Allows an interrupt to be generated when the SCFF bit in the SCPSR is set.	
SCREIE Bit 1	SCP Receive Error Interrupt Enable—Allows an interrupt to be generated when the SCPE, SCFE, or SCOE bit in the SCPSR is set.	
SMSCIE Bit 0	SIM SENSE Change Interrupt Enable —Allows an interrupt to be generated when the SMSC bit in the SCPSR is set.	

Table 12-4. SCPIER Description



SCP Registers

SCP	PSR SCP Status Register													\$0020_B006		
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
							SCFF	SCFN	SCTY	SCTC	TXNK	SCPE	SCFE	SCOE	SMSC	SCSP
RESET	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	_

Table 12-5. SCPSR Description

Name	Type ¹	Description	Settings
SCFF Bit 9	R/RDC	SCP Receive FIFO Full —Set when all four receive FIFO characters are filled. Cleared by reading the SCPDR.	0 = FIFO can receive more data (default). 1 = FIFO full.
SCFN Bit 8	R/RDC	SCP Receive FIFO Not Empty—Set when the FIFO contains at least one character. Cleared by reading the SCPDR.	0 = FIFO empty (default). 1 = FIFO not empty.
SCTY Bit 7	R/WDC	SCP Transmit Register Empty—Set when the transmit data register is empty, signalling the MCU that a character can be written to SCPDR. Cleared by reading the SCPDR. Normally, the MCU uses the SCTC bit rather than SCTY to determine when the next character can be sent.	0 = Transmit register not empty. 1 = Transmit register empty (default).
SCTC Bit 6	R/WDC	SCP Transmit Complete —Set after transmitting the second stop bit of a frame (one additional bit time later if a NACK is received). Cleared by writing the SCPDR.	 0 = Next transmission not complete. 1 = Transmission complete (default).
TXNK Bit 5	R/WDC	NACK Received for Transmitted Word — Set when a NACK is detected while transmitting a character. Cleared by writing the SCPDR or by hardware reset. TXNK is set simultaneously with SCTC.	0 = No NACK (default). 1 = NACK received.
SCPE Bit 4	R/1C	SCP Parity Error —Set when an incorrect parity bit has been detected in a received character. Cleared by writing with 1.	0 = No parity error (default).1 = Parity error detected.
SCFE Bit 3	R/1C	SCP Frame Error —Set when an expected stop bit in a received frame is sampled as a 0. Cleared by writing with 1.	0 = No frame error (default).1 = Frame error detected.
SCOE Bit 2	R/1C	SCP Overrun Error —Set when a new character has been shifted in to the receive buffer and the RX FIFO is full. Cleared by writing with 1.	 0 = No overrun error (default). 1 = Overrun error detected.



Name	Type ¹	Description	Settings							
SMSC Bit 1	R/1C	SIM Sense Change—Set simultaneously with the SMPC interrupt when the smart card (SIM) is inserted or removed, generating a falling or rising edge on the SENSE pin. Cleared by writing with 1.	 0 = No change on SENSE pin (default). 1 = Edge on SENSE pin detected. 							
SCSP R SCP SENSE Pin—Reflects the current state of the SCP SENSE pin. Bit 0 R SCP SENSE Pin—Reflects the current state of the SCP SENSE pin.										

Table 12-5. SCPSR Description (Continued)

1. R = Read only

R/RDC = Read/Read SCPDR to clear

R/WDC = Read/Write SCPDR to clear

R/1C = Read; write with 1 to clear (write with 0 ignored).




Table 12-6. SCPDR Description

Name	Description
SCPD[7:0] Bits 7–0	SCP Data Buffer —This field is used both to transmit and receive SCP data. Writing to the SCPDR enters a new character in the transmit buffer; reading the SCPDR register reads the character at the top of the RX FIFO.



12.3.2 GPIO

The five SCP pins can function as GPIO. GPIO functions are governed by the SCPPCR register. The data direction and port GPIO data fields correspond to the SCP pins as shown in Table 12-7.

GPIO Bit #	SCP Pin
9, 4	PWR_EN
8, 3	SIMRESET
7, 2	SIMDATA
6, 1	SENSE
5, 0	SIMCLK

Table 12-7. SCP Pin GPIO Bit Assignments

SCP	PCR		SCP Port Control Register \$0020_B00													300A	
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0	
	SMEN							SCPDD[4:0]					SCPPD[4:0]				
RESET	0	0	0	0	0	0	0	0	0	0	0	_	-	_	_	_	

Table 12-8. SCPPCR Description

Name	Description	Settings						
SMEN Bit 15	SCP Port Enable —Determines if all five smart card pins function as SCP pins or GPIO.	0 = GPIO (default). 1 = SCP.						
SCPDD[4:0] Bits 9–5	SCP Data Direction —Each of these bits determines the data direction of the associated pin if it is configured as GPIO.	0 = Input (default). 1 = Output.						
SCPPD[4:0] Bits 4–0	SCP Port GPIO Data [4:0]—Each of these bits contains data for the corresponding SCP pin if it is configured as GPIO. Writes to these bits are stored in an internal latch, and driven on any port pin configured as an output. Reads of these bits return the value sensed on input pins and the latched data driven on outputs							



Chapter 13 Keypad Port

The keypad port (KP) is a 16-bit peripheral designed to ease the software burden of scanning a keypad matrix. It works with any sized matrix up to eight rows by eight columns. With appropriate software support, keypad logic can detect, debounce, and decode one or two keys pressed simultaneously. A key press generates an interrupt that can bring the MCU out of low power modes.

The KP is designed for a keypad matrix that shorts intersecting row and column lines when a key is depressed. It is not intended for use with other switch configurations.

13.1 Keypad Operation

This section describes KP pin configuration, software polling required to determine a valid keypress, low power operation, and noise suppression circuitry. Figure 13-1 is a block diagram of the keypad port.




Figure 13-1. Keypad Port Block Diagram



Keypad Operation

13.1.1 Pin Configuration

The KP provides 16 pins to support any keypad configuration up to eight rows and eight columns. Five of these pins, ROW7–ROW 5 and COL7–COL6, are multiplexed with other functions and require specific settings in the General-Purpose Configuration Register for keypad operation. (Refer to Table 4-13 on page 4-18.) Any pins not used for the keypad are available as GPIO pins.

13.1.1.1 Column Pins

Each column pin intended for keypad operation must be configured as an output by setting the corresponding KCD bit in the Keypad Port Data Direction Register (KDDR), and for keypad rather than GPIO operation by setting the corresponding KCO bit in the Keypad Port Control Register (KPCR). Column pins configured for keypad operation are open drain with on-board pull-up resistors; column pins configured as GPIO outputs have totem pole drivers with the pull-up resistors disabled. These configurations are summarized in Table 13-1.

KDDR[15:8]	KPCR[15:8]	Pin Function	pull-up Resistors
0	х	Input	Enabled
1	0	Output-totem pole	Disabled
1	1	Output-open drain	Enabled

Table 13-1. Keypad Port pull-up Resistor Control

13.1.1.2 Row Pins

Row pins intended for keypad operation must be configured as inputs by clearing the corresponding KRD bits in the KDDR, and for keypad operation (rather than GPIO) by setting the corresponding KRE bits in the KPCR. When pulled low, each row pin configured for keypad operation sets the KPKD bit in the Keypad Status Register (KPSR) and generates an interrupt. Row pins configured as GPIO do not set the status flag or generate an interrupt when they are pulled low. The KPKD bit is cleared by reading the KPSR, then writing the KPKD bit with 1.

A discrete switch can be connected to any row input pin that is not part of the keypad matrix. The second terminal of the discrete switch is connected to ground. If the pin is configured as an input and for keypad operation, hardware detects closure of the switch and generates an interrupt if the corresponding row pin is configured for keypad operation.

Care should be taken not to configure a row pin for both KP operation and as an output. In this configuration a keypad interrupt is generated if the associated data bit in the Keypad Data Register (KPDR) is written with zero, pulling the pin low.

DSP56652 User's Manual



13.1.2 Keypad Matrix Polling

The keypad interrupt service routine typically includes a keypad polling loop to determine which key is pressed. This loop walks a 0 across each of the keypad columns by clearing the corresponding KCO bit, and reads the row values in the KPDR at each step. The process is repeated several times in succession, and the results of each pass compared with those from the previous pass. When several consecutive scans yield the same key closures, a valid key press has been detected. Software can then determine which switch is pressed and pass the value up to the next higher software layer.

13.1.3 Standby and Low Power Operation

The keypad does not require software intervention until a keypress is detected. Software can put the keypad in a standby state between keypresses to conserve power by clearing the KCO bits in the KPCR. Clearing the KCO bits turns off the open-drain mode in the corresponding column outputs, converting them to totem pole drivers, and disconnects the pull-up resistors, reducing standby current. The outputs are forced low by clearing the corresponding bits in the KPDR. Row inputs are left enabled. The MCU can then attend to other tasks or enter a low power mode.

The keypad port interrupts the MCU when a key is pressed, waking it up if it is in a low power mode. The MCU re-enables the open drain drivers, sets all the column strobes high, and runs the keypad polling routine to determine which key is pressed. Care should be taken to enable the open drain drivers before driving the columns high to avoid shorting power to ground through two or more switches.

13.1.4 Noise Suppression on Keypad Inputs

The noise suppression circuit illustrated in Figure 13-2 qualifies keypad closure signals to prevent false keypad interrupts. The circuit is a four-state synchronizer driven by CKIL. A KP interrupt is not generated until all four synchronizer stages have latched a valid key assertion, effectively filtering out any noise less than four clock cycles in duration. The interrupt signal is an S-R latch output that remains asserted until cleared by software. Once cleared, the interrupt and its reflection in the KPSR cannot be set again until a period of no key closure is detected. In this way, the hardware prevents multiple interrupts for the same key press with no software intervention.

Because the keypad interrupt signal is driven by the noise suppression circuit, CKIL must remain powered in low power modes for which the keypad is a wake-up source.






Figure 13-2. Glitch Suppressor Functional Diagram

13.2 **Keypad Port Registers**

Table 13-2 is a summary of the KP control and GPIO registers, including the acronym, bit names, and address (least-significant halfword) of each register. The most-significant halfword of all register addresses is \$0020. All registers except KPSR are byte-addressable, with column bits in the most significant byte, and row bits in the least significant byte.

			I	able	13-2.	Ke	ypad	Port	кед	ister	Sum	mary	/			
KPCR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$A000				KCC	D[7:0]				KRE[7:0]							
KPSR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$A002																KPKD
				10			•	•	_	•	_		•	•		
KDDR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$A004				KCD	D[7:0]							KRD	D[7:0]			
KPDR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$A006		KCD[7:0]										KRI	D[7:0]			
-																



КРС	R	Keypad Port Control Register												\$00	\$0020_A000		
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0	
				KCO	[7:0]							KRE	[7:0]				
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Table 13-3. KPCR Description

Name	Description	Settings					
KCO[7:0] Bits 15–8	Keypad Column Strobe Open Drain Enable—Each bit determines if the corresponding pin functions as a keypad column pin (strobe operation—open-drain output in normal operation, totem pole output in low power and standby modes) or GPIO (totem pole output only).	0 = GPIO (default). 1 = KP-open-drain output in normal operation.					
KRE[7:0] Bits 7–0	Keypad Row Interrupt Enable —Each bit determines if the corresponding row pin functions as KP (generates an interrupt if pulled low) or GPIO (no interrupt).	0 = GPIO—interrupt disabled (default). 1 = KP—interrupt enabled.					
	Note: Either the EKPD bit in the NIER or the EFKPD bit in the FIER must also be set in order to generate the keypad interrupts (see page 7-7).						




Table 13-4. Generic Description

Name	Type ¹	Description	Settings
KPKD Bit 0	R/1C	Keypad Keypress Detect —This bit reflects the keypad interrupt status. It is set when a valid key closure has been detected, and cleared by reading the KPSR, then writing KPKD with 1.	 0 = No valid keypress detected (default). 1 = Valid keypress detected.

1. R/1C = Read, or write with 1 to clear (write with 0 ignored).



Keypad Port Registers

KDD	R	Keypad Data Direction Register \$0020_4												A004		
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
	KCDD[7:0]								KRDD[7:0]							
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 13-5. KDDR Description

Name	Description	Settings
KCDD[7:0] Bits 15–8	Keypad Column Pin Data Direction	0 = Input (default). 1 = Output
KRDD[7:0] Bits 7–0	Keypad Row Pin Data Direction Each of these bits determines the data direction of the associated pin. Valid data should be written to the KPDR before any of these bits are configured as outputs.	

KPD	R	Keypad Port Data Register \$0020_A006												A006		
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
				KCD	[7:0]							KRD	[7:0]			
RESET	_	_	_	_	_	_	_	_	_	_	_	_	-	_	_	_

Table 13-6. KPDR Description

Name	Description							
KCD[7:0] Bits 15–8	Keypad Column Data	Each of these bits contains data for the corresponding keypad pin. Writes to KPDR are stored in an internal latch, and driven on any port pin configured as an output. Reads of this register return the						
KRD[7:0] Bits 7–0	Keypad Row Data	value sensed on input pins and the latched data driven on outputs.						



Chapter 14 Serial Audio and Baseband Ports

The Serial Audio Port (SAP) and the Baseband Port (BBP) are both DSP peripherals based on the synchronous serial interface (SSI) included in several other Motorola DSP devices. Each port supports full-duplex serial communication with a variety of serial devices, including one or more industry-standard codecs, other DSPs, microprocessors, and peripherals that implement the Motorola SSI. Features common to both the SAP and the BBP include the following:

- Independent transmit and receive sections that can operate with separate (asynchronous) or shared (synchronous) internal/external clocks and frame syncs
- TDM operation with either one slot per frame (normal mode) or up to 32 time slots per frame (network mode).
- Programmable word length (8, 12, or 16 bits).
- Program options for frame synchronization and clock generation

Features unique to one port include the following:

- The SAP contains a bit rate multiplier (BRM) to convert a 16.8 MHz input to a 16.834 MHz clock that can generate standard codec clock rates.
- The SAP includes a general-purpose timer.
- The BBP contains transmit and receive frame counters.

In addition, any or all of the pins in each port can be configured as GPIO.

Figure 14-1 and Figure 14-2 are block diagrams of the SAP and BBP respectively.






Figure 14-1. SAP Block Diagram




Figure 14-2. BBP Block Diagram

14-2

DSP56652 User's Manual



14.1 Data and Control Pins

Each of the ports contains six pins. The names and functions of these pins are summarized in Table 14-1.

SAP Pin	BBP Pin	Fund	Function						
SAF FIII	BBP FIII	Asynchronous Mode	Synchronous Mode						
SC0A	SC0B	Receiver Clock	Serial Flag 0						
SC1A	SC1B	Receiver Frame Sync	Serial Flag 1						
SC2A	SC2B	Transmitter Frame Sync	Tx and Rx Frame Sync						
SCKA	SCKB	Transmitter Clock	Tx and Rx Clock						
SRDA	SRDB	Serial Receive Data Pin							
STDA	STDB	Serial Transmit Data Pin							

Table 14-1. SAP and BBP Pins

The functions of the serial clock pin (SCK) and serial control pins (SC0–2) for each port depend on whether the port clock and frame sync signals operate independently (asynchronous mode) or are common (synchronous mode). Signal directions (input or output) for these four pins are determined by the Serial Control Pin Direction SCD[2:0] and Serial Clock Pin Direction (SCKD) bits in Control Register C for each port (SAPCRC and BBPCRC). Pins that are not used for SAP or BBP operation can be configured as GPIO. Pin functions are further described in the following sections:

- Receive and transmit clocks—Section 14.2 on page 14-3.
- Data transmission and reception—Section 14.4 on page 14-9.
- Serial flags—Section 14.3.4 on page 14-8.

14.2 Transmit and Receive Clocks

Several options are provided to configure the SAP and BBP transmit and receive bit clocks, including clock sources (internal or external), frequency, polarity, and BRM (SAP only).

14.2.1 Clock Sources

The transmit and receive clock source(s) can be either external or internal. For an external clock source, the pins functioning as clocks are configured as inputs. For an internal clock source, clock pins are configured as outputs. The BBP internal clock is derived from



Transmit and Receive Clocks

DSP_CLK; the SAP internal clock is derived from either DSP_CLK or the Bit Rate Multiplier clock (BRM_CLK), as determined by the BRM bit in the SAP Control Register C (SAPCRC). Clock sources and pins are governed by SAPCRC/BBPCRC control bits SYN (which selects synchronous or asynchronous mode), SCKD, and SCD0, as shown in Table 14-2.

SYN	SCKD	SCD0	Receive Clock Source	Receive Clock Out	Transmit Clock Source	Transmit Clock Out								
			Asynch	nronous Mode										
0	0	0	External, SC0A/B	_	External, SCKA/B	_								
0	0	1	Internal	SC0A/B	External, SCKA/B	_								
0	1	0	External, SC0A/B	_	Internal	SCKA/B								
0	1	1	Internal	SC0A/B	Internal	SCKA/B								
	Synchronous Mode													
1	0	х	External, SCKA/B	_	External, SCKA/B	_								
1	1	х	Internal	SCKA/B	Internal	SCKA/B								

Table 14-2. SAP/BBP Clock Sources

Note: Although an external serial clock can be independent of and asynchronous to the DSP system clock, its frequency must be less than or equal to one-third the DSP_CLK frequency.

14.2.2 Clock Frequency

The frequency of the internally-generated bit clock is determined by the source clock, an optional divide-by-8 prescaler, and a programmable prescale modulus, as shown in the following equation:

Bit clock	frequency =	BRGCLK
		$\overline{2 \times (2-\text{PSR})^3 \times (\text{PM}+1)}$
where	BRGCLK	=DSP_CLK (BBP)
		DSP_CLK or BRM_CLK (SAP)
	PSR =	Prescaler (PSR) bit in Control Register A
		(SAPCRA or BBPCRA)
	PM =	Value of the Prescale Modulus (PM[7:0]) bits in
		SAPCRA or BBPCRA.



The minimum frequency is generated with the prescaler on (PSR=0) and the maximum prescale modulus (PM[7:0]=255), yielding

Bit clock frequency = $\frac{BRGCLK}{2 \times (2)^3 \times (256)} = \frac{BRGCLK}{4096}$

The combination of PSR=1 and PM[7:0]=0 is reserved, so the maximum frequency is generated with PSR=1 and PM[7:0]=1, yielding

Bit clock frequency = $\frac{BRGCLK}{2 \times (1)^3 \times (2)} = \frac{BRGCLK}{4}$

If the bit clock is supplied externally, the maximum allowed frequency is DSP_CLK \div 3.

14.2.3 Clock Polarity

The Clock Polarity (CKP) bit in the SAPCRC or BBPCRC determines the clock edge on which data and frame sync are clocked out and latched in. When the CKP bit is cleared, data and frame sync are clocked out on the rising edge of the transmit bit clock and latched in on the falling edge of the receive bit clock. When the CKP bit is set, data and frame sync are clocked out on the falling edge of the transmit bit clock and latched in on the falling edge of the receive bit clock.

14.2.4 Bit Rate Multiplier (SAP Only)

The BRM provides a way for systems with a CKIH of 16.8 MHz to generate a SAP bit clock with the standard codec frequency of 2.048 MHz. The BRM applies a 512/525 multiplier to DSP_CLK to generate a 16.384 MHz BRM_CLK from a 16.8 MHz input. To generate a 2.048 MHz bit clock, perform the following steps:

- 1. Set the BRM bit in the SAPCRC to select BRM_CLK rather than DSP_CLK as the bit rate clock source BRGCLK.
- 2. Set the PSR bit in SAPCRA to disable the prescaler.
- 3. Write \$03 to the PM[7:0] bits in the SAPCRA to divide the 16.384 MHz BRGCLK by four.



TDM Options

14.3 TDM Options

Several facets of SAP and BBP TDM operation can be controlled, including synchronous or asynchronous mode, frame configuration, frame sync parameters, serial I/O flags, and interrupts.

14.3.1 Synchronous and Asynchronous Modes

The transmit and receive sections for each port can operate either synchronously or asynchronously, as determined by the Synchronous Mode (SYN) bit in the SAPCRC or BBPCRC. In asynchronous mode, there are separate, independent signals and pins for the transmit clock, receive clock, transmit frame sync (TFS) and receive frame sync (RFS). The synchronous mode has a common transmit and receive clock and a common transmit and receive frame syncs. Pin assignments for these signals are listed in Table 14-1 on page 14-3.

14.3.2 Frame Configuration

Each port can be configured for one time slot per frame (normal mode) or multiple time slots per frame (network mode). Each of these modes is periodic. A non-periodic on-demand mode is also provided. The mode is determined by Operation Mode (MOD) bit in the SAPCRC or BBPCRC and the Frame Rate Divider Control (DC[4:0]) bits in the SAPCRA or BBPCRA, as shown in Table 14-3

MOD	DC[4:0] Value	Mode	DC[4:0] Meaning
0	0–31	Normal	(Word transfer rate) – 1
1	1–31	Network	(Number of time slots) – 1
1	0	On-Demand	_

Table 14-3. Frame Configuration

14.3.2.1 Normal Mode

Normal mode is typically used to transfer data to or from a single device. There can be multiple (up to 32) "time slots" per frame, according to the DC[4:0] bits, but data is transferred and received only in the first time slot. Thus, in normal mode, DC[4:0] effectively determine the word transfer rate.



14.3.2.2 Network Mode

Network mode is typically used in TDM systems employing multiple devices. Two to 32 time slots can be selected with the DC[4:0] bits, and data is transferred and received in each time slot.

14.3.2.3 On-Demand Mode

On-demand mode is selected by adjusting the MOD bit for network mode and clearing DC[4:0]. In this mode, frame sync is not periodic but is generated only when data is available to transmit. The TFS must be internal (output), and the RFS must be external (input). Therefore, either synchronous or asynchronous mode can be used in simplex operation, but full-duplex operation requires asynchronous mode. On-demand mode is useful for interfacing to a codec that requires a continuous clock.

14.3.3 Frame Sync

The frame sync frequency for each port is

Frame sy	nc frequency	y = bit clock frequency
		$WL \times (DC + 1)$
where	bit clock =	the transmit or receive bit clock frequency derived in Section 14.2.2 on page 14-4
	WL =	Binary value of the word length (8, 12, or 16) as specified by the WL[1:0]) bits in SAPCRA or BBPCRA.
	DC =	Binary value of the DC[4:0] bits in SAPCRA or BBPCRA.

The following RFS and TFS parameters can be adjusted by bits in SAPCRC or BBPCRC:

- Duration—The sync signals can be either one bit long or one word long by adjusting the Frame Sync Length (FSL[1:0]) bits. In asynchronous mode, the sync signals can be the same or different lengths.
- Direction—The signals can be outputs or inputs according to SCD[2:1]
- Timing—Word-length frame syncs can be asserted at the start of a frame or on the last bit of the previous frame by adjusting the Frame Sync Relative timing (FSR) bit.
- Polarity—The sync signals can be active-high or active-low based on the Frame Sync Polarity (FSP) bit.



TDM Options

14.3.4 Serial I/O Flags

In synchronous mode, the SC0x and SC1x pins are available as Serial I/O Flags. Flag I/O is typically used in codec systems to select among multiple devices for addressing. Flag values can change state for each transmitted or received word. The DSP56652 provides double-buffered control and status bits for the flags to keep them synchronized with the transmit and receive registers. Each flag can be configured as an input or output according to the corresponding SCD bit in the SAPCRC or BBPCRC.

If a flag pin is configured as an input, its state is reflected in the Input Flag (IF0 or IF1) bit in the port Status Register (SAPSR or BBPSR). The pin is latched during reception of the first received bit after an RFS, and the corresponding IF bit is set when the contents of the port's receive shift register are transferred to the SAPRX or BBPRX. Latching the flag input pin allows the signal to change state without affecting the flag state until the first bit of the next received word.

When configured as an output, the flag pin reflects the state of the Output Flag (OF0 or OF1) bit in Control Register B (SAPCRB or BBPCRB). When one of these bits is changed, the value is latched the next time the contents of SAPTX or BBPTX are transferred to the port's transmit shift register. The corresponding flag pin changes state at the start of the following frame (normal mode) or time slot (network mode), and remains stable until the first bit of the following word is transmitted. Use the following sequence for setting output flags when transmitting data:

- 1. Wait for the TDE bit to be set, indicating the TXB register is empty.
- 2. Write the OF0 and OF1 bits flags.
- 3. Write the transmit data to the TXB register.

For each port, the two flags operate independently but can be used together for multiple serial device selection. They can be used unencoded to select one or two codecs, or can be decoded externally to select up to four codecs.

14.3.5 TDM Interrupts

In network mode, interrupts can be generated at the end of the last slot in a transmit or receive frame. The interrupts are enabled by the Receive Last Slot Interrupt (RLIE) and Transmit Last Slot Interrupt (TLIE) bits in the SAPCRB or BBPCRB.

The other four TDM interrupts—Receive, Receive Error, Transmit, and Transmit Error can occur in any TDM mode. These interrupts are described in Section 14.4.



14.4 Data Transmission and Reception

Each port provides configuration options for data transmission and reception, as well as data format.

14.4.1 Data Transmission

The transmission sequence varies somewhat between normal, network, and on-demand modes.

14.4.1.1 Normal Mode Transmission

The following steps illustrate a typical transmission sequence in normal mode:

- 1. Write the first transmit data word to the port's Transmit Register (SAPTX or BBPTX). This clears the Transmit Data Register Empty (TDE) bit in the SAPSR or BBPSR.
- 2. Set the Transmit Enable (TE) bit in the SAPCRB or BBPCRB.
- 3. At the next TFS, the Transmit Register data is copied to the Transmit Shift Register, the transmitter is enabled, and the TDE bit is set. The Transmit Register retains the current data until it is written again. If the Transmit Interrupt Enable (TIE) bit in the SAPCRB or BBPCRB is set, an interrupt is generated. At this point, a new value is normally written to the Transmit Register, clearing TDE.
- 4. Data is shifted out from the shift register to the STDx pin, clocked by the transmit bit clock.
- 5. The cycle repeats from step 3.

If the TDE bit is set when step 3 occurs, indicating that new data has not been written to the Transmit Register, the Transmit Underflow Error (TUE) bit in the SAPSR or BBPSR is set. If the Transmit Error Interrupt Enable (TEIE) bit in the SAPCRB or BBPCRB is set, an interrupt is generated. The previously sent data, which has remained in the Transmit Register, is again copied to the shift register and transmitted out.

Note: If the TE bit is cleared during a transmission, the SAP or BBP completes the transmission of the current data in the transmit shift register before disabling the transmitter. TE should not be cleared until the TDE bit is set, indicating that the current data has been transferred from the transmit register to the transmit shift register. When the transmitter is disabled, the STDx pin is tri-stated, and any data present in the SAPTX or BBPTX is not transmitted. Data can be written to a Transmit Register when the TE bit is cleared, but is not copied to the shift register until the TE bit is set.



Data Transmission and Reception

14.4.1.2 Network Mode Transmission

The following steps illustrate a typical transmission sequence in network mode:

- 1. Write the Transmit Register with the first transmit data word. If no data is to be sent for the first time slot, write to the Time Slot register (SAPTSR or BBPTSR) instead to avoid an underrun error. The content written to the Time Slot Register is irrelevant and ignored.
- 2. Set the TE bit.
- 3. If the Transmit Register has been written, the data is copied to the transmit shift register at the next TFS for the first time slot in a frame. For other time slots, the copy takes place at the beginning of the next time slot. The Transmit Register retains the current data until it is written again.
- 4. The TDE bit is set. If the TIE bit is set, an interrupt is generated. At this point, the Transmit Register or Time Slot Register is written, depending on the following circumstances:
 - f. If data is to be transmitted in the next time slot, that data is written to the Transmit Register.
 - g. If the next time slot is idle but subsequent time slots are to be used, the Time Slot Register is written to avoid a transmit underrun error.

Either of these writes clears TDE.

- 5. If the shift register contains data, the data is shifted out to the STDx pin, clocked by the transmit bit clock. If the shift register is empty (data was written to the Time Slot Register rather than the Transmit Register), the STDx pin is tri-stated for that time slot.
- 6. If data is to be sent for any subsequent time slots in the frame, or if this is the last time slot in the frame, the cycle repeats from step 3.
- 7. If no further data is to be sent in this frame, the first time slot of the next frame can be set up by writing either the Transmit Register (with data for the first time slot) or the Time Slot Register. After transmission of the last data word is completed, the TE bit can be toggled (cleared and then reset). This action disables the transmitter (after the last bit has been shifted out of the transmit shift register) and the STDx pin remains in the high-impedance state until the beginning of the next frame. At the next frame sync, the next frame begins at step 3.

At step 3, if neither the Transmit Register nor the Time Slot Register have been written since step 3 of the previous cycle, the TUE bit is set and an interrupt is generated if enabled as described in Normal mode.



In addition to interrupts for receive and transmit, special network mode interrupts are provided to indicate the last slot.

14.4.1.3 On-Demand Mode

A typical transmission sequence in on-demand mode is as follows:

- 1. Set the TE bit in the SAPCRB or BBPCRB.
- 2. Write transmit data to the port's Transmit Register.
- 3. The Transmit Register data is copied to the Transmit Shift Register. The Transmit Register retains the current data until it is written again.
- 4. The TDE bit is set, and an interrupt is generated if the TIE bit in is set.
- 5. Data is immediately shifted out from the shift register to the STDx pin, clocked by the transmit bit clock.
- 6. The cycle repeats from step 2, but not at any particular time. If the Transmit Register is written before the current time slot has expired, step 5 will not occur (and the Transmit Register will not accept another word) until the current time slot expires.

Although the SAP transmitter is double-buffered, only one word can be written to the Transmit Register, even when the transmit shift register is empty. Transmit underruns are impossible for on-demand transmission and are disabled.

14.4.2 Data Reception

Data reception is enabled by setting the Receive Enable (RE) pin in SAPCRB or BBPCRB, which allows or inhibits transfer from the shift register to the Receive Register. Data is received on the SRDA or SRDB pin, clocked into the receive shift register by the receive transmit clock. When the number of bits received equals the expected word length (as selected by the WL bits in SAPCRA or BBPCRA), the shift register contents are transferred to the Receive Register (SAPRX or BBPRX), and the Receive Data Register Full (RDF) bit in the SAPSR or BBPSR is set. If the Receive Interrupt Enable (RIE) bit in SAPCRB or BBPCRB is set, an interrupt is generated. Reading the receive register clears the RDF bit. If the received word is the first word in a frame, the Receive Frame Sync (RFS) bit in the SAPSR or BBPSR is set.

If RDF is set when the shift register is full, indicating that the previous received word has not been read, the Receive Overrun Error (ROE) bit in the SAPSR or BBPSR is set, and an interrupt is generated if the Receive Error Interrupt Enable (REIE) bit in the SAPCRB or BBPCRB has been set. The newer data is lost.



Software Reset

14.4.3 Data Formats

Data words can be 8, 12, or 16 bits long. Word length is determined by the WL[1:0] bits in the SAPCRA or BBPCRA.

The shift registers in the SAP and BBP are bidirectional to accommodate data formats that specify MSB first (such as those used by codecs) and LSB first (such as those used by AES-EBU digital audio). Selection of MSB or LSB first is determined by the SHFD bit in the SAPCRC or BBPCRC.

14.5 Software Reset

Either port can be reset without disturbing the rest of the system by clearing the PC[5:0] bits in the Port Control Register (SAPPCR or BBPPCR). This action stops all serial activity and resets the status bits; the contents of SAPCRA, SAPCRB, and SAPCRC are not affected. The port remains in reset while all pins are programmed as GPIO, and becomes active (i.e., functions as the SAP or BBP) only if at least one of the pins is programmed as a SAP or BBP pin.

Note: To ensure proper operation of the interface, the DSP program must reset the SAP or BBP before changing any of its control registers except for the SAPCRB or BBPCRB.



14.6 General-Purpose Timer (SAP Only)

The SAP provides a general-purpose timer that can be used for debugging. The timer is enabled by the TCE bit in the SAPCRB. The following two registers control timer operation:

- The SAP Timer Counter (SAPCNT) is a counter that is decremented by a clock running at a frequency of (DSP_CLK ÷ 2048). When it decrements to zero, a timer counter rollover interrupt is issued.
- The SAP Timer Modulus Register (SAPMR) contains a modulus value that is loaded into the SAPCNT register when TCE is set and each time the counter rolls over.
- **Note:** Although this timer is technically not involved in SAP operation, the SAP must be enabled by setting the PEN bit *and* at least one of the PC[5:0] bits in the SAP Port Control Register (SAPPCR) to enable the timer.

14.7 Frame Counters (BBP Only)

The BBP provides two counters that can be used to count transmit and receive frames.

Setting the TCE bit in BBPCRB enables the transmit frame counter and loads it with the value in the BBP Transmit Counter Modulus Register (BBPTMR). The counter is decremented by transmit frame sync. When the counter rolls over, it is again loaded with BBPTMR, and an interrupt is generated if the TCIE bit in BBPCRB is set.

Setting the RCE bit in BBPCRB enables the receive frame counter and loads it with the value in the BBP Receive Counter Modulus Register (BBPRMR). The counter is decremented by receive frame sync. When the counter rolls over, it is again loaded with BBPRMR, and an interrupt is generated if the RCIE bit in BBPCRB is set.

Note: Although these counters are technically not involved in BBP operation, the BBP must be enabled by setting the PEN bit *and* at least one of the PC[5:0] bits in the BBP Port Control Register (BBPPCR) to enable the counters.



Interrupts

14.8 Interrupts

Table 14-4 presents a summary of the possible interrupts the DSP can generate for each port, ordered from highest to lowest priority (assuming they are all assigned the same interrupt priority level), along with their corresponding status and interrupt enable bits, if any.

Interrupt	SAPCRB Interrupt Enable Bit	SAPSR Status Bit
SAP Receive Data with Overrun Error	REIE	ROE
SAP Receive Data	RIE	RDF
SAP Receive Last Slot	RLIE	-
SAP Transmit Data with Underrun Error	TEIE	TUE
SAP Transmit Last Slot	TLIE	_
SAP Transmit Data	TIE	TDE
SAP Timer Counter Rollover	TCIE	_
	BBPCRB Interrupt Enable Bit	BBPSR Status Bit
BBP Receive Data with Overrun Error	REIE	ROE
BBP Receive Data	RIE	RDF
BBP Receive Last Slot	RLIE	_
BBP Receive Frame Counter	RCIE	_
BBP Transmit Data with Underrun Error	TEIE	TUE
BBP Transmit Last Slot	TLIE	-
BBP Transmit Data	TIE	TDE
BBP Transmit Frame Counter	TCIE	_

Table 14-4. SAP and BBP Interrupts	Table 14-4.	SAP and	d BBP Interrupt	S
------------------------------------	-------------	---------	-----------------	---



14.9 SAP and BBP Control Registers

Table 14-5 and Table 14-6 are summaries of the SAP and BBP control registers respectively, including the acronym, bit names, and address of each register.

	Table 14-5. Serial Audio Port Register Summary															
SAPCNT	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFB4								LV[1	5:0]							
SAPMR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFB5								LV[1	5:0]							
SAPCRA	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFB6	PSR	WL[1:0]		E	DC[4:0]					PM[7:0]			
SAPCRB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFB7	REIE	TEIE	RLIE	TLIE	RIE	TIE	RE	TE						TCE	OF[1:0]
SAPCRC	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFB8	FSP	FSR	FSL	[1:0]				BRM	SHFD	CKP	SCKD	S	CD[2:0	D]	MOD	SYN
SAPSR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFB9									RDF	TDE	ROE	TUE	RFS	TFS	IF[1:0]
SAPRX	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFBA							F	Receiv	e Wor	d						
SAPTSR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFBB								(Dun	nmy)							
SAPTX	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFBC							Т	ransm	nit Wor	ď						
SAPPDR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFBD													PD[5:0]		
SAPDDR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFBE													PDC	[5:0]		
SAPPCR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFBF									PEN				PC[5:0]		

Table 14-5. Serial Audio Port Register Summary



SAP and BBP Control Registers

	Table 14-6. Baseband Port Register Summary															
BBPRMR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFA4								LV[15:0]							
BBPTMR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFA5								LV[15:0]							
BBPCRA	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFA6	PSR	WL[1:0]		Γ	DC[4:0]					PM	[7:0]			
BBPCRB	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFA7	REIE	TEIE	RLIE	TLIE	RIE	TIE	RE	ΤE	RCIE	TCIE	RCE	TCE			OF[1:0]
BBPCRC	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFA8	FSP	FSR	FSL	[1:0]				S	SHFD	СКР	SCKD	S	CD[2:0)]	MOD	SYN
BBPSR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFA9									RDF	TDE	ROE	TUE	RFS	TFS	IF[1	:0]
BBPRX	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFAA							F	leceiv	e Wor	d						
BBPTSR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFAB								(Dur	nmy)							
BBPTX	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFAC							Т	ransm	nit Wor	ď						
BBPPDR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFAD													PD[5:0]		
BBPDDR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFAE													PDC	[5:0]		
BBPPCR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFAF									PEN				PC[5:0]		

Table 14-6. Baseband Port Register Summary



14.9.1 SAP and BBP Control Registers

SAP	CNT					SAF	^{>} Tin	ner C	ount	er					X:\$FFB4		
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0	
	SAP Timer Count																
RESET	_	—	_	_	-	_	_	_	_	_	_	_	_	_	_	_	

This read-only register holds the value of the SAP timer.

BBP	RMR			BBP	Rec	eive	Cour	nter N	Modu	lus F	Regis	ter			X:\$FFA4		
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0	
	BBP Receive Counter Load Value																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

This register contains the value that is loaded in the BBP receive frame counter register when the counter is enabled and when the counter rolls over.

SAP	MR				SAI	> Tin	ner M	lodul	us R	egist	er			X:\$FFB5		
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
	SAP Timer Load Value															
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register contains the value that is loaded in the SAPCNT register when the timer is enabled and when the timer rolls over.

BBP	TMR		BBP Transmit Counter Modulus Register														
	Bit 15	14	14 13 12 11 10 9 8 7 6 5 4 3													Bit 0	
						BE	3P Tran	ismit Co	ounter Lo	bad Valu	le						
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

This register contains the value that is loaded in the BBP transmit frame counter register when the counter is enabled and when the counter rolls over.



SAP and BBP Control Registers

SAP(BBP(-					SAP (BBP (•						X:\$FFB6 X:\$FFA6		
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0	
	PSR	WL[1:0]	PM[[7:0]												
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Table 14-7. SAP/BBP CRA Description

Name	Description	Settings
PSR Bit 15	Bit Clock Prescaler —Setting this bit bypasses the divide-by-eight prescaler to the bit rate generator.	0 = Prescale applied (default). 1 = No prescale.
	Note: The combination of PSR = 1 and PM[7:0] = \$00 is reserved and may cause synchronization problems if used.	
WL[1:0] Bits 14–13	Word Length —These bits select the word length for transmitted and received data.	 00 = 8 bits per word (default). 01 = 12 bits per word. 10 = 16 bits per word. 11 = Reserved.
DC[4:0] Bits 12–8	Frame Rate Divider Control – These bits in conju BBPCRC configure the transmit and receive frames mode, value of this field plus one equals the number of this field is the number of dummy "time slots", ef	s. Refer to Table 14-3 on page 14-6. In network er of slots per frame. In normal mode, the value
PM[7:0] Bits 7–0	Prescale Modulus —These bits along with the PSF Section 14.2.2 on page 14-4.	R bit determine the bit clock frequency. Refer to
	Note: The combination of PSR = 1 and PM[7:0] synchronization problems if used.	= \$00 is reserved and may cause



Freescale Semiconductor, Inc.

SAP	CRB				S	SAP	Cont	rol R	egist	er B					X:\$FFB7		
	Bit 15	14	13	12	3	2	1	Bit 0									
	REIE	TEIE	RLIE	TLIE	RIE	TIE	RE	TE						TCE	OF1	OF0	
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
			BBP Control Register B														
BBP	CRB				E	3BP (Cont	rol R	egiste	er B					X:\$F	FA7	
BBP	CRB Bit 15	14	13	12	E 11	10 BBP (Cont	rol R	egiste	er B	5	4	3	2	X:\$F	FA7 Bit 0	
BBP	-	14 TEIE	13 RLIE	12 TLIE					Ū		5 RCE	4 TCE	3	2	X:\$F 1 OF1		

Note: In addition to setting the interrupt enable bits in the SAPCRB or BBPCRB, the SAPPL or BBPPL field respectively in the IPRP must be written with a non-zero value to generate the respective interrupts (see page 7-14).

Name	Description	Settings
REIE Bit 15	Receive Error Interrupt Enable —Setting this bit enables an interrupt when a receive overflow error occurs.	0 = Interrupt disabled (default). 1 = Interrupt enabled.
TEIE Bit 14	Transmit Error Interrupt Enable —Setting this bit enables an interrupt when a transmit underflow error occurs.	0 = Interrupt disabled (default). 1 = Interrupt enabled.
RLIE Bit 13	Receive Last Slot Interrupt Enable —In network mode, setting this bit enables an interrupt at the end of the last receive time slot in a frame. RLIE has no effect in other modes.	 0 = Interrupt disabled (default). 1 = Interrupt enabled.
TLIE Bit 12	Transmit Last Slot Interrupt Enable —In network mode, setting this bit enables an interrupt at the beginning of the last transmit time slot in a frame. TLIE has no effect in other modes.	0 = Interrupt disabled (default). 1 = Interrupt enabled.
RIE Bit 11	Receive Interrupt Enable —Setting this bit enables an interrupt when the receive register receives the last bit of a word and transfers the contents to the Receive Register.	 0 = Interrupt disabled (default). 1 = Interrupt enabled.
TIE Bit 10	Transmit Interrupt Enable —Setting this bit enables an interrupt when the contents of the Transmit Register are transferred to the transmit shift register.	0 = Interrupt disabled (default). 1 = Interrupt enabled.
RE Bit 9	Receive Enable —Enables the SAP or BBP receiver by allowing data transfer from the receive shift register to the Receive Register.	0 = Receiver disabled (default).1 = Receiver enabled.

Table 14-8. SAP/BBP CRB Description



SAP and BBP Control Registers

Name	Description	Settings
TE Bit 8	Transmit Enable —Enables the SAP or BBP transmitter by allowing data transfer from the Transmit Register to the transmit shift register. Note: The TE bit does not affect the	0 = Transmitter disabled (default). 1 = Transmitter enabled.
	generation of frame sync or output flags.	
RCIE (BBP). Bit 7	BBP Receive Counter Interrupt Enable — Setting this bit enables an interrupt when the BBP receive counter rolls over.	0 = Interrupt disabled (default).1 = Interrupt enabled.
TCIE (BBP). Bit 6	BBP Transmit Counter Interrupt Enable — Setting this bit enables an interrupt when the BBP transmit counter rolls over.	0 = Interrupt disabled (default).1 = Interrupt enabled.
RCE (BBP). Bit 5	BBP Receive Counter Enable —Enables the BBP receive frame sync counter.	0 = Counter disabled (default).1 = Counter enabled.
TCE (BBP). Bit 4	BBP Transmit Counter Enable —Enables the BBP transmit frame sync counter.	0 = Counter disabled (default). 1 = Counter enabled.
TCE (SAP). Bit 2	SAP Timer Count Enable —Enables the SAP general-purpose timer.	0 = Timer disabled (default). 1 = Timer enabled.
OF1 Bit 1	Output Flag 1—In synchronous mode (SYN bit in serial output flag 1 on the SC1x pin if it is configure BBPCRC is set).	
OF0 Bit 0	Output Flag 0—In synchronous mode (SYN bit in serial output flag 0 on the SC0x pin if it is configure BBPCRC is set).	

Table 14-8. SAP/BBP CRB Description



Freescale Semiconductor, Inc.

SAP BBP									egiste egiste							FB8 FA8
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
	FSP	FSR	FSR FSL[1:0] BRM* SHFD CKP										SCD1	SCD0	MOD	SYN
RESET	0	0 0 0 0 0 0 0 0										0	0	0	0	0

Table 14-9. SAP/BBP CRC Description

Name	Description	Settings
FSP Bit 15	Frame Sync Polarity—Determines if frame sync is active-high or active-low.	0 = Active-high (default). 1 = Active-low.
FSR Bit 14	Frame Sync Relative Timing—Determines if frame sync is asserted at the last bit or the previous frame or the first bit of the current frame. This bit is effective for word-length frame sync only.	 0 = First bit of current frame (default). 1 = Last bit of previous frame.
FSL[1:0] Bits 13–12	Frame Sync Length—These bits determine the duration (word-length or bit-length) for both transmit and receive frame sync.	 00 = TFS and RFS are word-length (default). 01 = TFS is bit-length; RFS is word-length. 10 = TFS and RFS are bit-length. 11 = TFS is word-length; RFS is bit-length.
BRM (SAP). Reserved (BBP). Bit 8	Bit Rate Multiplier (SAP only) —Selects either DSP_CLK or BRM_CLK as the input to the bit clock prescaler.	0 = DSP_CLK (default). 1 = BRM_CLK.
SHFD Bit 7	Shift Direction—Determines if data is sent and received MSB first or LSB first.	0 = MSB first (default). 1 = LSB first.
CKP Bit 6	Clock Polarity —Determines the bit clock edge on which frame sync is asserted and data is shifted.	 0 = Transmit—bit clock rising edge Receive—bit clock falling edge (default). 1 = Transmit—bit clock falling edge Receive—bit clock rising edge.
SCKD Bit 5	Serial Clock Pin Direction—Determines if the SCKx pin is an output or an input.	0 = Input (default). 1 = Output.
SCD2 Bit 4	Serial Control Pin 2 Direction—Determines if the SC2x pin is an output or an input.	0 = Input (default). 1 = Output.
SCD1 Bit 3	Serial Control Pin 1 Direction—Determines if the SC1x pin is an output or an input.	0 = Input (default). 1 = Output.
SCD0 Bit 2	Serial Control Pin 0 Direction—Determines if the SC0x pin is an output or an input.	0 = Input (default). 1 = Output.
MOD Bit 1	Normal/Network Mode Select	0 = Normal mode (default). 1 = Network mode.
SYN Bit 0	Synchronous/Asynchronous Select	0 = Asynchronous mode (default).1 = Synchronous mode .



SAP and BBP Control Registers

SAP BBP	-						Statı Statı		•						X:\$FFB9 X:\$FFA9		
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0	
									RDF	TDE	ROE	TUE	RFS	TFS	IF1	IF0	
RESET	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	

The SAPSR and BBPSR are 8-bit, read-only registers.

Name	Description	Settings						
RDF Bit 7	Receive Data Register Full —Set when the contents of the receive shift register are transferred to the Receive Register. Cleared by reading the Receive Register.	 0 = No new data received (default). 1 = New data in Receive Register. 						
TDE Bit 6	Transmit Data Register Empty —Set when the contents of the Transmit Register are transferred to the transmit shift register. Cleared by a write to the Receive Register or the Time Slot Register.	 0 = Last transmit word has not yet been copied to transmit shift register. 1 = Last transmit word has been copied to transmit shift register (default). 						
ROE Bit 5	Receiver Overrun Error —Set when the last bit of a word is shifted into the receive shift register and RDF is set, meaning that the previous received word has not been read. Cleared by reading the Status Register, then the Receive Register.	0 = No receive error (default). 1 = Receiver overrun error has occurred.						
TUE Bit 4	Transmitter Underrun Error —Set when the transmit shift register is empty and a time slot occurs, meaning that the Transmit Register has not been written since the last transmission. Cleared by reading the Status Register, then writing the Transmit Register or the Time Slot Register.	 0 = No transmit error (default). 1 = Transmitter underrun error has occurred. 						
RFS Bit 3	Receive Frame Sync —This bit reflects the status generated internally or received externally. In norm RFS is set only during the first time slot of the receive word reception, regardless of the state of the FSL	al mode, RFS is always set. In network mode, ve frame, and remains set for the duration of the						
TFS Bit 2	Transmit Frame Sync —This bit reflects the status generated internally or received externally. In norm TFS is set only during the first time slot of the trans the word transmission, regardless of the state of th	al mode, TFS is always set. In network mode, mit frame, and remains set for the duration of						
IF1 Bit 1	Input Flag 1—In synchronous mode, this bit reflect the SC1x pin.	ts the state of Input Flag 1, which is driven on						
IF0 Bit 0	Input Flag 0—In synchronous mode, this bit reflect the SC0x pin.	ts the state of Input Flag 0, which is driven on						

Table 14-10. SAP/BBP Status Register Description



SAP BBP						IP Re		X:\$FFBA X:\$FFAA								
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
								Receiv	e Word							
RESET	г —	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_

This read-only register accepts data from the receive shift register after the last bit of a receive word is shifted in. If the word length is less than 16 bits, the data is shifted into the most significant bits.

SAP BBP	TSR TSR					SAP ⁻ 3BP ⁻			0						X:\$FFBB X:\$FFAB		
	Bit 15	Bit 15 14 13 12 11 10 9 8 7 6 5 4 3													1	Bit 0	
		(Dummy)															
RESET																_	

This dummy write-only register is written to avoid a transmit underrun error for a time slot for which no data is to be transmitted.

SAP BBP						P Tra P Tra				0					•	FBC FAC
	Bit 15 14 13 12 1			11	11 10 9 8 7 6 5 4								2	1	Bit 0	
	Transmit Word															
RESET	r <u> </u>	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_

This write-only register loads its data into the transmit shift register. If the word length is less than 16 bits, writes to this register should occupy the most significant bits.



SAP and BBP Control Registers

14.9.2 GPIO Registers




	Table 14-11. SAF/DDF FDh	Description
Name	Description	Settings
SAPPD[5:0] BBPPD[5:0] Bits 5–0	Port Data —Each of these bits contains data for the A write to one of these registers is stored in an inte configured as an output. Reads of these registers r latched data driven on outputs	rnal latch, and driven on any port pin




Table 14-12. S	SAP/BBP DDR	Description
----------------	-------------	-------------

Name	Description	Settings
SAPDD[5:0] BBPDD[5:0] Bits 5–0	Data Direction —Each of these bits determines the data direction of the associated pin if it is configured as GPIO.	0 = Input (default). 1 = Output.






Table 14-13.	SAP/BBP PCF	R Description
--------------	-------------	----------------------

Name	Description	Settings
PEN Bit 7	Port Enable —Setting this bit enables all SAP or BBP pins to function as defined by all other register settings. When PEN is cleared, all port pins are tri-stated.	 0 = All pins tri-stated. 1 = All pins function as configured.
SAPPC[5:0] BBPPC[5:0] Bits 5–0	Pin Configuration —Each bit determines whether its associated pin functions as a peripheral (SAP or BBP) or GPIO.	0 = GPIO (default). 1 = SAP or BBP.



SAP and BBP Control Registers



Chapter 15 JTAG Port

The DSP56652 includes two Joint Test Action Group (JTAG) Test Access Port (TAP) controllers that are compatible with the *IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture*. The block diagram of these two TAPs is shown in Figure 15-1.

All JTAG testing functions in the DSP56652 are performed by the DSP TAP controller. The JTAG-specific functions required by IEEE 1149.1 are not included in the MCU TAP controller, which is bypassed in JTAG compliance mode. The MCU TAP controller is only active in MCU OnCE emulation mode, in which the two controllers are enabled and connected serially. MCU OnCE operation is described in the *MMC2001 Reference Manual*. DSP OnCE operation is described in the *DSP56600 Family Manual*.

This chapter describes aspects of the JTAG implementation that are specific to the DSP56600 core, including items which the IEEE standard requires to be defined and additional information specific to the DSP core implementation. For internal details and applications of the standard, refer to the IEEE 1149.1 document.






Figure 15-1. DSP56652 JTAG Block Diagram



15.1 DSP56600 Core JTAG Operation

The DSP56600 core JTAG TAP includes six signal pins, a 16-state controller, an instruction register, and three test data registers. The test logic employs a static logic design and is independent of the device system logic. A block diagram of the DSP56600 core implementation of JTAG is shown in Figure 15-2.




Figure 15-2. DSP56600 Core JTAG Block Diagram

15.1.1 JTAG Pins

As described in the IEEE 1149.1 document, the JTAG port requires a minimum of four pins to support the TDI, TDO, TCK, and TMS signals. The DSP TAP also provides TRST and DSP_DE pins. The pin functions are described in Table 15-1.

Motorola	For More Information On This Product,	15-5
Motorola	JTAG Port	15-3



DSP56600 Core JTAG Operation

Pin	Description
ТСК	Test Clock—An input that is used to synchronize the test logic. The TCK pin has an internal pullup resistor.
TMS	Test Mode Select—An input that is used to sequence the test controller's state machine. TMS is sampled on the rising edge of TCK and includes an internal pullup resistor.
TDI	Test Data Input—Serial test instruction and data are received through the Test Data Input (TDI) pin. TDI is sampled on the rising edge of TCK and includes an internal pullup resistor.
TDO	Test Data Output—The serial output for test instructions and data. TDO is three-stateable and is actively driven in the Shift-IR and Shift-DR controller states. TDO changes on the falling edge of TCK.
TRST	Test Reset—An input that is used to asynchronously initialize the test controller and select the JTAG-compliant mode of operation. The TRST pin has an internal pullup resistor.
DSP_DE	Test Data Output—A bidirectional pin used as an input to asynchronously initialize the test controller.

Table 15-1. DSP JTAG Pins

15.1.2 DSP TAP Controller

The DSP TAP controller is responsible for interpreting the sequence of logical values on the TMS signal. It is a synchronous state machine that controls the operation of the JTAG logic. A diagram of the TAP controller state machine is shown in Figure 15-3. The value shown adjacent to each arc represents the value of the TMS signal sampled on the rising edge of TCK signal. For a description of the TAP controller states, refer to the *IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture*.






Figure 15-3. TAP Controller State Machine

15.1.3 Instruction Register

The DSP JTAG implementation includes a 4-bit instruction register without parity consisting of a shift register with four parallel outputs. Figure 15-4 shows the Instruction Register configuration.



Figure 15-4. JTAG Instruction Register



DSP56600 Core JTAG Operation

15.1.3.1 Instruction Register Operation

Data is transferred from the shift register to the parallel outputs during the Update-IR controller state. The four bits are used to decode the eight unique instructions shown in Table 15-2.

Code			Instruction	
B 3	B2	B1	В0	
0	0	0	0	EXTEST —Perform external testing for circuit-board electrical continuity using boundary scan operations.
0	0	0	1	SAMPLE/PRELOAD —Sample the DSP56652 device system pins during operation and transparently shift out the result in the BSR. Preload values to output pins prior to invoking the EXTEST instruction.
0	0	1	0	IDCODE —Query identification information (manufacturer, part number and version) from an DSP core-based device.
0	0	1	1	ENABLE_MCU_ONCE —Provide a means of accessing the MCU OnCE controller and circuits to control a target system.
0	1	0	0	HI-Z-Disable the output drive to pins during circuit-board testing.
0	1	0	1	CLAMP —Force test data onto the outputs of the device while replacing its boundary-scan register in the serial data path with a single bit register.
0	1	1	0	ENABLE_DSP_ONCE —Provide a means of accessing the DSP OnCE controller and circuits to control a target system.
0	1	1	1	DSP_DEBUG_REQUEST —Provide a means of entering the DSP into Debug Mode of operation.
	1000-	-1110		Reserved for future use. Decoded as BYPASS.
1	1	1	1	BYPASS —Bypass the DSP56652 chip for a given circuit-board test by effectively reducing the BSR to a single cell.

Table 15-2. JTAG Instructions

In the Test-Logic-Reset controller state the Instruction Register is reset to b0010, which is equivalent to the IDCODE instruction.

In the Capture-IR controller state, the two least significant bits of the instruction shift register are parallel-loaded with b01 as required by the standard. The two most significant bits are loaded with the values of the core status bits OS1 and OS0 from the OnCE controller.



15.1.3.2 Instruction Descriptions

The DSP core JTAG implementation includes the three mandatory public instructions (EXTEST, SAMPLE/PRELOAD, and BYPASS), and also supports the optional CLAMP instruction defined by IEEE 1149.1. The public instruction HIGHZ provides the capability for disabling all device output drivers. The public instruction ENABLE_DSP_ONCE enables the JTAG port to communicate with the DSP OnCE circuitry. The public instruction DSP_DEBUG_REQUEST enables the JTAG port to force the DSP core into Debug mode.

15.1.3.2.1 EXTEST (B[3:0]=0000)

The external test (EXTEST) instruction selects the BSR and gives the test logic control of the I/O pins. EXTEST also asserts internal reset for the DSP56652 core system logic to force a predictable internal state while performing external boundary scan operations.

By using the TAP controller, the Instruction Register is capable of:

- Scanning user-defined values into the output buffers
- Capturing values presented to input pins
- Controlling the direction of bidirectional pins
- Controlling the output drive of tri-stateable output pins

For more details on the function and use of EXTEST, refer to IEEE 1149.1.

15.1.3.2.2 SAMPLE/PRELOAD (B[3:0]=0001)

The SAMPLE/PRELOAD instruction selects the BSR and the system logic controls the I/O pins. The SAMPLE/PRELOAD instruction provides two separate functions. First, it provides a means to obtain a snapshot of system data and control signals. The snapshot occurs on the rising edge of TCK in the Capture-DR controller state. The data can be observed by shifting it transparently through the BSR.

Note: Since there is no internal synchronization between the JTAG clock (TCK) and the system clock (CLK), the user must provide some form of external synchronization to achieve meaningful results.

The second function of SAMPLE/PRELOAD is to initialize the BSR output cells prior to selection of EXTEST. This initialization ensures that known data appears on the outputs when entering the EXTEST instruction.



15.1.3.2.3 IDCODE (B[3:0]=0010)

The IDCODE instruction selects the ID register, and the system logic controls the I/O pins. This instruction is provided as a public instruction to allow the manufacturer, part number and version of a component to be determined through the TAP. The ID register is described in Section 15.2.3 on page 15-10.

Since the bypass register loads a logic 0 at the start of a scan cycle, whereas the ID register loads a logic 1 into its least significant bit, examination of the first bit of data shifted out of a component during a test data scan sequence immediately following exit from Test-Logic-Reset controller state shows whether such a register is included in the design. When the IDCODE instruction is selected, the operation of the test logic has no effect on the operation of the on-chip system logic as required by the IEEE 1149.1 standard.

15.1.3.2.4 ENABLE_MCU_ONCE (B[3:0]=0011)

The ENABLE_MCU_ONCE instruction is not included in the IEEE 1149.1 standard. It is provided as a public instruction to allow the user to perform system debug functions. When the ENABLE_MCU_ONCE instruction is decoded the DSP JTAG controller is set to the BYPASS mode. This is the only function performed by the DSP controller. OnCE operation in the MCU is controlled by the MCU's OnCE TAP.

15.1.3.2.5 HIGHZ (B[3:0]=0100)

When the HIGHZ instruction is invoked, all output drivers, including the two-state drivers, are turned off (i.e., put in the high impedance state), and the Bypass Register is selected. The HIGHZ instruction also asserts internal reset for the DSP56652 core system logic to force a predictable internal state while performing external boundary scan operations. In this mode, all internal pullup resistors on all the pins (except the TMS, TDI, and TRST pins) are disabled.

15.1.3.2.6 CLAMP (B[3:0]=0101)

The CLAMP instruction selects the 1-bit Bypass Register as the serial path between TDI and TDO while allowing signals driven from the component pins to be determined from the BSR. During testing of ICs on PCB, it may be necessary to place static guarding values on signals that control operation of logic not involved in the test. If the EXTEST instruction were used for this purpose, the boundary-scan register would be selected and the required guarding signals would be loaded as part of the complete serial data stream shifted in, both at the start of the test and each time a new test pattern is entered. The CLAMP instruction results in substantially faster testing than the EXTEST instruction because it allows guarding values to be applied using the BSR of the appropriate ICs while selecting their bypass registers. Data in the boundary scan cell remains unchanged until a new instruction is shifted in or the JTAG state machine is set to its reset state. The



CLAMP instruction also asserts internal reset for the DSP56652 core system logic to force a predictable internal state while performing external boundary scan operations.

15.1.3.2.7 ENABLE_DSP_ONCE (B[3:0]=0110)

The ENABLE_DSP_ONCE instruction is not included in the IEEE 1149.1 standard. It is provided as a public instruction to allow the user to perform system debug functions. When the ENABLE_DSP_ONCE instruction is decoded, the TDI and TDO pins are connected directly to the DSP OnCE registers. The particular DSP OnCE register connected between TDI and TDO at a given time is selected by the DSP OnCE controller depending on the DSP OnCE instruction being currently executed. All communication with the DSP OnCE controller is done through the Select-DR-Scan path of the JTAG TAP controller.

15.1.3.2.8 DSP_DEBUG_REQUEST (B[3:0]=0111)

The DSP_DEBUG_REQUEST instruction is not included in the IEEE 1149.1 standard. It is provided as a public instruction to allow the user to generate a debug request signal to the DSP core. When the DSP_DEBUG_REQUEST instruction is decoded, the TDI and TDO pins are connected to the Instruction Registers. When the TAP is in the Capture-IR state, the OnCE status bits are captured in the Instruction shift register. Thus, the external JTAG controller must continue to shift in the DSP_DEBUG_REQUEST instruction while polling the status bits that are shifted out until Debug mode is entered and acknowledged by the combination 11 on OS[1:0]. After the acknowledgment of Debug mode is received, the external JTAG controller must issue the ENABLE_DSP_ONCE instruction to allow the user to perform system debug functions.

15.1.3.2.9 BYPASS (B[3:0]=1xxx)

The BYPASS instruction selects the single-bit Bypass Register and restores control of the I/O pins to system logic. This creates a shift-register path from TDI through the Bypass Register to TDO, circumventing the BSR. This instruction is used to enhance test efficiency when a component other than the DSP56652 becomes the device under test.



Test Registers

15.2 Test Registers

The DSP core implementation includes three test registers—a Boundary Scan Register (BSR), a 1-bit Bypass Register, and a 32-bit Identification Register (ID).

Boundary Scan Register (BSR) 15.2.1

The Boundary Scan Register (BSR) in the DSP core JTAG implementation contains bits for all device signal and clock pins and associated control signals. In addition, the BSR contains a data direction control bit for each bidirectional pin. Boundary scan bit definitions are provided in the Boundary Scan Description Language (BSDL) listing in Appendix C.

Note: As a compliance enable pin, $\overline{MCU_DE}$ is not included in the BSR definition.

15.2.2 Bypass Register

The Bypass Register allows the serial data path to circumvent the DSP BSR. It is activated by the HIGHZ, CLAMP, and BYPASS instructions. When the Bypass Register is selected, the shift-register stage is set to a logic zero on the rising edge of TCK in the Capture-DR controller state. Therefore, the first bit to be shifted out after selecting the Bypass Register is always a logic zero. A drawing of the Bypass Register is shown in Figure 15-5.




Figure 15-5. JTAG Bypass Register

entification Register

er contains the manufacturer, part number and version of the DSP56652. It is king the IDCODE command. It can be used to determine the manufacturer of on a board when multiple sourcing is used. Conforming to the IEEE 1149.1 nis way allows a system diagnostic controller to determine the type of n each location through blind interrogation. This information is also available for factory process monitoring and for failure mode analysis of assembled boards.

Motorola's Manufacturer Identity is b00000001110. The Customer Part Number consists of two parts: Motorola Design Center Number (bits 27:22) and a sequence number (bits

15.2.3	lde
The ID r	egist
read by i	nvok
a compo	nent
standard	in th
compone	ent ir

DSP56652 User's Manual



21:12). The sequence number is divided into two parts: Core Number (bits 21:17) and Chip Derivative Number (bits 16:12). Motorola Semiconductor Israel (MSIL) Design Center Number is b000110 and DSP Core Number is b00010. Figure 15-6 shows the ID register configuration.

31			28	27					22	21				17	16				12	11										1	0
Vers	sion	Nur	mber Customer Part Number												Ν	Man	ufac	ture	r Ide	ntity	/ Nu	mbe	r								
				Design Center Number Core Number								Dei	rivat	ive N	Num	ber															
0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	1

Figure 15-6. JTAG ID Register

15.3 DSP56652 JTAG Port Restrictions

This section describes operation restrictions regarding the DSP56652 JTAG port in normal, test, and low-power modes.

15.3.1 Normal Operation

- **JTAG transparency**—To ensure that the JTAG test logic is kept transparent to the system logic in normal operation, the JTAG TAP controller must be initialized and kept in the Test-Logic-Reset controller state. The controller can be forced into Test-Logic-Reset by asserting TRST externally at power-up reset. The controller will remain in this state as long as TMS is not driven low.
- **Connecting the TCK pin**—The TCK pin does not have an on-board pullup resistor, and should be tied to a logic high or low during normal operation.

15.3.2 Test Modes

- **Signal contention in circuit-board testing**—The control afforded by the output enable signals using the BSR and the EXTEST instruction requires a compatible circuit-board test environment to avoid device-destructive configurations. The user must avoid situations in which the DSP56652 output drivers are enabled into actively driven networks.
- **Executing the EXTEST instruction**—The EXTEST instruction can be performed only after power-up or regular hardware reset while EXTAL is provided. Then during the execution of EXTEST, EXTAL can remain inactive.

15.3.3 STOP Mode

• Entering STOP—The TAP controller must be in the Test-Logic-Reset state to enter and remain in STOP mode.

• Minimizing power consumption — The TMS and TDI pins include on-chip pullup resistors. In STOP mode, these two pins should remain either unconnected or connected to V_{CC} to achieve minimal power consumption. Also, the TCK input is not blocked in STOP mode and should be externally connected to V_{CC} or ground.

15.4 MCU TAP Controller

The MCU contains a TAP controller to provide MCU OnCE support. It is bypassed in JTAG-compliant mode. The MCU OnCE operating mode can be selected in two ways:

- Assertion of the MCU_DE line while the TAP controllers are in the Test-Logic-Reset state and the TRST input is deasserted.
- Shifting the ENABLE_MCU_ONCE command into the DSP TAP controller.

In the MCU OnCE mode, the MCU and DSP TAP controllers are serially linked. The TDI pin drives the MCU TAP controller TDI input, and the MCU TAP controller TDO output drives the DSP TAP controller TDI input. The combined Instruction Registers (IRs) and Data Registers (DR's) of the two controllers are connected, effectively allowing both to be read or written from a single serial input stream. The TMS, TRST, and TCK inputs of the two controllers are connected together, forcing an identical sequence of state transitions to occur within the individual TAP controllers.

To return from the MCU OnCE configuration to JTAG-compliant mode, deassert the $\overline{\text{MCU}_{\text{DE}}}$ signal and assert $\overline{\text{TRST}}$.

15.4.1 Entering MCU OnCE Mode via JTAG Control

Table 15-3 shows the TMS sequencing for entering MCU OnCE mode from JTAG-compliant mode by shifting the ENABLE_MCU_ONCE command into the DSP TAP controller.



Step	TMS	JTAG State	OnCE	Note
а	1	Test-Logic-Reset	ldle	
b	0	Run-Test/Idle	ldle	
С	1	Select-DR-Scan	ldle	
d	1	Select-IR-Scan	ldle	
е	0	Capture-IR	ldle	Capture DSP core status bits
f	0	Shift-IR	ldle	The 4 bits of the JTAG ENABLE_MCU_ONCE instruction (0b0011)
g	0	Shift-IR	ldle	are shifted into the DSP instruction register
h	0	Shift-IR	ldle	
i	0	Shift-IR	ldle	
j	1	Exit1-IR	Idle	At this point, the IR section of the DSP is ready to be loaded. The MCU TAP controller shadow logic is ready to reset the JTAG/OnCE signal.
k	1	Update-IR	OnCE Enabled	MCU OnCE mode is enabled.
I	0	Run-Test/Idle	OnCE Enabled	MCU OnCE mode is enabled.

Table 15-3.	Entering MCU OnCE Mode

Note: When the MCU OnCE mode is enabled, the JTAG IR becomes the concatenation of the DSP IR (4 bits) and the MCU IR (8 bits). Subsequent shifts into the JTAG IR should be 12 bits in length.

15.4.2 Release from Debug Mode for DSP and MCU

Table 15-4 shows the TMS sequencing for simultaneously releasing the MCU and DSP from Debug mode, assuming all internal states have been restored to both cores.



Table 15-4. Releasing the MCU and DSP from Debug Modes

Step	TMS	JTAG State	OnCE	Note
а	1	Test-Logic-Reset	Idle	
b	0	Run-Test/Idle	Idle	
С	1	Select-DR-Scan	Idle	
d	1	Select-IR-Scan	Idle	
е	0	Capture-IR	Idle	Capture DSP core status bits
f	0	Shift-IR	Idle	The 4 bits of the JTAG
g	0	Shift-IR	Idle	ENABLE_DSP_ONCE instruction
h	0	Shift-IR	Idle	(0b0110) are shifted into the combined DSP + MCU instruction register
i	0	Shift-IR	Idle	
j	0	Shift-IR	Idle	The remaining 8 bits of the MCU OnCE
k	0	Shift-IR	Idle	instruction "read no register selected + go + exit" (0b11101100) are shifted into
I	0	Shift-IR	Idle	the combined DSP + MCU IR
m	0	Shift-IR	Idle	
n	0	Shift-IR	Idle	
0	0	Shift-IR	Idle	
р	0	Shift-IR	Idle	
q	0	Shift-IR	Idle	
r	1	Exit1-IR	Idle	At this point, both IR sections are ready to be loaded, the MCU with "read no register selected + go + exit", the DSP with "Enable DSP OnCE"
S	1	Update-IR	Idle	OnCE is enabled for the DSP (already enabled for the MCU)
t	1	Select-DR-Scan	Idle	
u	0	Capture-DR	Idle	
v	0	Shift-DR	Idle	The 8 bits of the DSP OnCE command
				"read no register selected + go + exit" (0b11111111) are shifted in
v	0	Shift-DR	Idle	
W	0	Shift-DR	Idle	A single bit of bypass data corresponding to the MCU portion of the combined DR is shifted in
x	1	Exit1-DR	Idle	
У	1	Update-DR	Idle	Following this update, both OnCE control blocks release their respective cores
Z	0	Run-Test/Idle	Idle	
Z	0	Run-Test/Idle	Idle	
-	Ĭ		1010	



Appendix A DSP56652 DSP Bootloader

The DSP56652 DSP Bootloader is a small program residing in the DSP program ROM that is executed when the DSP exits the reset state. The purpose of the bootloader is to provide MCU-DSP communication to enable the MCU to download a DSP program to the DSP program RAM through the MCU-DSP Interface (MDI). This appendix describes the various protocols available in the bootloader to communicate with the DSP56652 and how a protocol is selected. It also provides a listing of the bootloader program.

A.1 Boot Modes

The user can select one of the following three protocols, or modes, to use to download code for the DSP:

- Mode A: Normal MDI boot mode implements a protocol incorporating MDI shared memory and messaging registers that enables the user to upload and download data to or from any address in program, X, or Y memory, test the 512-byte program RAM, and start the DSP from any address in program memory.
- Mode B: MDI shared memory boot mode allows only downloading to program RAM using only the MDI shared memory to transfer data. The DSP program must start from program RAM address \$0000. Some synchronization between the MCU and DSP is required.
- Mode C: MDI messaging unit boot mode allows only downloading to program RAM using only the MDI messaging unit registers to transfer data. The DSP program must start from program RAM address \$0000. No MCU-DSP synchronization is required.

The bootloader reads the SAP STDA pin and the BBP STDB pin (configured as GP inputs at reset) to determine the boot mode, as shown Table A-1 on page A-2. The user must supply pull-up and/or pull-down resisters to STDA and STDB to ensure that the DSP enters the desired mode.

Mode A: Normal MDI Boot

STDA	STDB	Boot Mode
1	1	Mode A: Normal MDI boot mode.
0	1	Mode B: MDI shared memory boot mode.
1	0	Mode C: MDI messaging unit boot mode.
0	0	Reserved for Motorola test modes

Table A-1. DSP56652 Boot Modes

A.2 Mode A: Normal MDI Boot

The normal boot mode uses MDI communication between the DSP and MCU to implement the following functions:

- Download to the DSP program, X, or Y RAM.
- Upload from the DSP program, X, or Y memories (RAM or ROM).
- Run diagnostic tests on the DSP 0.5K program RAM.
- Start the DSP at a given program address (jump to a given address)

After entering the normal boot mode, the DSP waits until a message has arrived from the MCU. When it receives a message, the DSP performs the necessary actions and in most cases returns an acknowledgment message to the MCU. The DSP remains in the normal boot mode, waiting for and executing MCU messages, until the MCU requests the DSP to exit the boot mode and start the user's application.

A.2.1 Short and Long Messages

The normal boot mode uses both the MDI messaging unit registers and the MDI shared memory for message transfers. Shorter messages are conveyed in one or both messaging unit registers¹. For longer messages (such as downloading a program to the DSP), MDI_R0 is used to point to the rest of the message in the MDI shared memory.

The format for short messages is shown in Figure A-1 on page A-3. The most significant bit of MDI_R0 is used to indicate whether the message is a short message (S=1) or a long message (S=0). The eight least significant bits of MDI_R0 hold the message opcode. Bits

DSP56652 User's Manual

^{1.}For simplicity, the messaging unit registers (MTR0, MTR1, MRR0, and MRR1 for the MCU transmit and receive registers, respectively; DTR0, DTR1, DRR0, and DRR1 for the DSP transmit and receive registers, respectively) are referred to as MDI_R0 and MDI_R1.



8–13 can contain message information if needed. If the short message uses the MDI_R1 register as well, the DW bit (bit 14) in MDI_R0 should be set.




Figure A-1. Short Message Format

The format for long messages is shown in Figure A-2. The long message is indicated by clearing the S bit in MDI_R0.

The ten least significant bits of MDI_R0 indicate an offset address into the MDI shared memory. Note that this field is 10 bits wide so that it can point to an offset anywhere in the 1-Kword MDI shared memory space. The first entry in the MDI shared memory at the indicated offset location is the message opcode. This is followed by as many information words as necessary.




Figure A-2. Long Message Format



Mode A: Normal MDI Boot

A.2.2 Message Descriptions

Table A-2 summarizes the messages that the bootloader supports. Initially, the bootloader is in an idle loop awaiting a message from the MCU. When it receives a message, the DSP processes and executes the command, then sends an acknowledgment message back to the MCU. The only exception to this procedure is the start_application.request message, for which there is no acknowledgment message. If the DSP receives a message it does not recognize, it returns a special invalid opcode response.

Message From MCU to DSP	Message Opcode Number	Long or Short		Acknowledgment Message From DSP to MCU	Message Opcode Number	Long or Short
memory_write.request	1	long		memory_write.response	1	short
memory_read.request	2	long		memory_read.response	2	long
memory_check.request	3	long	1	memory_check.response	3	long
start_application.request	4	long		(none)	NA	NA
(invalid message)	other	either	1	invalid_opcode.response	4	short

Table A-2.	Message Summary
------------	-----------------

The following sections describe the structure of each message.



A.2.2.1 memory_write.request

memory_write.request is a long message from the MCU to the DSP used to write to the DSP program or data RAM. The structure of this message is shown in Figure A-3. The first entry in MDI memory is the message opcode. The second entry contains the number of words to write to DSP memory. The third entry contains two fields, XYP and source address offset. The XYP field, which occupies the upper two bits of the entry, determines which memory space to access, as shown in Table A-3. The source address offset occupies the lowest ten bits of the third entry and indicates the location in the MDI memory space of the data to be written to the DSP. The last entry of the message contains the DSP destination address to which the data is to be written. In most cases, the source address offset = mdi_offset + 4. However, the protocol allows for the data to be located anywhere in the MDI shared memory space.







Table A-3. XYP Field

ХҮР	DSP Memory Space
00	Х
01	Y
10	Р



A.2.2.2 memory_write.response

memory_write.response is a short message from the DSP to the MCU in response to a memory_write.request message. The format of this message is shown in Figure A-4. Note that the MDI_R1 register is not used. A RET field of 0 indicates a successful memory_write.request; if the RET field is 1, the memory_write.request failed. Thus, since memory_write.response opcode is \$1, the MCU should expect the DSP to respond to a successful memory write with MDI_R0 = \$8001.





A.2.2.3 memory_read.request

memory_read.request is a long message from the MCU to the DSP requesting an upload of data from the program, X, or Y data space. The format of this message is shown in Figure A-5. The next entry in MDI memory following the memory_read.request opcode is the number of DSP words to read. The third entry contains two fields, XYP and destination address offset. The XYP field determines which memory space of the read, as shown in Figure A-3 on page A-5. The destination address offset contains the location in MDI shared memory at which the DSP stores the data it reads. The last entry, source address, indicates the address in DSP program, X, or Y memory space of the data to be read.

The choice of destination address offset is arbitrary, but care should be taken to ensure that the DSP does not overwrite any of the words in the original message.




Figure A-5. Format of memory_read.request Message



A.2.2.4 memory_read.response

memory_read.response is a long message from the DSP to the MCU in response to a memory_read.request message. The format of this long message is shown in Figure A-6. Note that this long message is located in MDI shared memory at the location defined by the destination address field of the memory_read.request message.

The entry following the memory_write.request opcode in MDI memory is the return code — \$0000 indicates success, and \$0001 indicates failure. Failure can only result from the invalid value of 11b to the XYP field in the memory_read.request message. If the return code indicates a failure, the DSP does not write the remaining entries in the message. The third entry in the memory_read.response message is the number of DSP words read. The fourth entry contains two fields. The upper two bits indicate the memory space accessed according to Table A-3 on page A-5. The lower ten bits indicate the location in MDI shared memory where the DSP has stored the read data. In all cases, the bootloader defines the destination address offset to point to the word following the source address. Therefore, dest_address_offset = mdi_offset + 5. The last entry, source address, indicates the DSP program, X, or Y space address from which the data has been read.




Figure A-6. Format of memory_read.response Message

A.2.2.5 memory_check.request

memory_check.request is a long message from the MCU to the DSP requesting a test of the DSP 0.5k program RAM.



Note: Although this protocol supports provisions to test all of the memory spaces, the bootloader only implements testing of the 0.5k program RAM space.

The format of this message is shown in Figure A-7. The entry following the opcode in shared memory contains two fields. The upper three bits specify the RAM space to be tested (always "100" for the bootloader), and the lower ten bits specify the MDI address the at which DSP stores its long reply message.

Normally, the return address offset points to the next word, so that return_address_offset = mdi_offset + 2. However, the protocol allows for the long reply message to be located anywhere in MDI memory.





Figure A-7. Format of memory_check.request Message



A.2.2.6 memory_check.response

memory_check.response is a long message from the DSP to the MCU in response to a memory_check.request message. The format of this message is shown in Figure A-8. Note that this message resides in MDI shared memory location specified in the result_address_offset field of the memory_check.request message.

The entry in MDI shared memory following the memory_check.response opcode is the return code—\$0000 indicates success, and \$0001 indicates failure. The following entry is the failure address if the memory check has failed, and zero if the check is successful.









A.2.2.7 start_application.request

start_application.request is a long message from the MCU to the DSP requesting the DSP to leave the boot mode and begin executing the user program The format of this message is shown in Figure A-9. The entry following the start_application.request opcode in MDI shared memory is the starting address of the user program in program memory. When the DSP receives this message, it jumps to the specified program address location and begins executing code at that location. The DSP does not generate a response to this message.







Mode A: Normal MDI Boot

A.2.2.8 invalid_opcode.response

invalid_opcode.response is a short message from the DSP to the MCU in response to any unrecognized message opcode. The format of this message is shown in Figure A-10. The RET field in MDI_R0 is used to indicate the length of the unrecognized message (0 = long, 1 = short). The unrecognized opcode is returned in the MDI_R1 register.




Figure A-10. Format of invalid_opcode.response Message



A.2.3 Comments on Normal Boot Mode Usage

This section describes several items to keep in mind when using the normal boot mode.

1. **Downloads and uploads of DSP program memory require two words** in the MDI shared memory space because DSP program words are 24 bits wide. The most significant portion (upper 8 bits) should always we stored in the lower memory address, followed by the least significant (lower 16 bits) in the next higher memory address, as illustrated in Figure A-11.




Figure A-11. Mapping of DSP Program Memory words to MDI message words

- 2. **MDI shared memory size is only 1 Kword.** Data transfers larger than 1 Kword must be split into multiple uploads or downloads.
- 3. **The DSP does not perform any error checking.** MCU software is responsible for ensuring that addresses are within the MDI memory space.
- 4. Writing MDI_R0 should be the final step taken to initiate a message. This action affects bits in the MDI status register that the DSP bootloader program polls to determines when a new message has been received in MDI_R0.
- 5. Ensure that the response to a message does not overwrite that message. Each MCU message that invokes a long message reply from the DSP defines the offset in MDI shared memory where the DSP stores the response. Care should be taken so that no portion of the reply overwrites any portion of the original message. The DSP may need to access the original message while it is writing its response message.



Mode A: Normal MDI Boot

A.2.4 Example of Program Download and Execution

Example A-1 provides a short outline in pseudo-C code for downloading and starting a program in normal boot mode. In this example, all long messages start at the beginning of MDI shared memory, the DSP program exists in a long array called dsp_program[], the program length is contained in a variable called program_length, and the program starting address is dsp_program_address.

Example A-1. Normal Boot

```
unsigned short *mdimem = (unsigned short *)MDI MEM ADDR;
unsigned short *MTR0 = (unsigned short *)MDI MTR0;
volatile unsigned short *MRR0 = (unsigned short *)MDI MRR0;
volatile unsigned short *MSR = (unsigned short *)MDI MSR;
/* prepare to download to the DSP */
/* write long message info in shared mem */
*mdimem++ = memory write.request;
*mdimem++ = program length;
*mdimen+ = (\$10 << 14) + 4;
                             /* %10: download to P memory */
                              /* 4: data starts following
                                      this header information */
*mdimem++ = dsp program address;
/* write dsp program to MDI most significant part first */
for(i=0; i<program length; i++)</pre>
{
      *mdimem++ = (unsigned short)(dsp program[i]>>16);
      *mdimem++ = (unsigned short)dsp program[i];
}
/* initiate this long message by writing to MIRO register */
*MTR0 = 0;
                                      /* msb=0 -> long message */
                                      /* lsbs=0 -> offset = 0 */
/* wait for acknowledgement from DSP by polling the MRFO bit in MSR */
while(MSR&MRF0==0)
/* read and test the short message memory write.response*/
if(MRR0 != $8001)
      exit(1);
                              /* DSP write error */
/* start the DSP application */
/* reset the mdi memory pointer to beginning of mdi */
*mdimem = (unsigned short *)MDI MEM ADDR;
/* write the long message header */
*mdimem++ = start application.request;
*mdimem++ = dsp program address;
/* initiate the long message by writing to MIRO reg */
*MTR0 = 0;
                              /* msb=0 -> long message */
                              /* lsbs=0 -> offset = 0 */
```



A.3 Mode B: Shared Memory Boot

The shared memory boot mode can be used if all that is required is to fill the lower 0.5K DSP program RAM and begin execution at DSP program address P:\$0000. The MDI memory values are undefined at reset, so this boot mode requires a bit of MCU-DSP synchronization prior downloading the code. The first two 16-bit words in the shared MDI memory space are reserved for synchronization messages. To download DSP code in the boot mode, the MCU must take the following steps:

- 1. Download up to 511 DSP program words to the MDI memory starting at the third MDI memory location. Note that the most signification portion is stored first.
- 2. Write synchronization word 1 (\$1234) to MDI shared memory location 0.
- 3. Wait for the DSP to acknowledge this by writing confirmation word 1 (\$abcd) to MDI shared memory location 1.
- 4. Write synchronization word 2 (\$5678) to MDI shared memory location 0.
- 5. Wait for the DSP to acknowledge this by writing confirmation word 2 (\$cdef) to MDI shared memory location 1.
- 6. The DSP should now be reading the program from the MDI memory locations and jump to P:\$0000 after the last word has been read.

These steps are demonstrated in the pseudo-C program in Example A-2.

Example A-2. Shared Memory Boot

```
unsigned short *mdimem = (unsigned short *)MDI MEM ADDR+2;
volatile unsigned short *mdimen0 = (unsigned short *)MDI MEM ADDR;
volatile unsigned short *mdimen1 = (unsigned short *)MDI MEM ADDR+1;
/* write 511 dsp program words starting at MDI memory offset 2 */
/* -- write msb portion first */
for(i=0; i<511; i++)
{
      *mdimem++ = (unsigned short)(dsp program[i]>>16);
      *mdimem++ = (unsigned short)dsp program[i];
}
/* write syn message 1 */
*mdimem0 = $1234;
/* wait for confirm message 1 */
while(*mdimen1 != $abcd)
      ;
/* write sync message 2 */
*mdimem0 = $5678;
```



Mode C: Messaging Unit Boot

```
/* wait for confirm message 2 */
while(*mdimen1 != $cdef)
   ;
```

A.4 Mode C: Messaging Unit Boot

The messing unit memory boot mode can also be used if all that is required is to fill the lower 0.5k DSP program RAM and begin execution at DSP program address P:\$0000.

This mode uses the MDI messaging unit registers so there is no need for additional synchronization logic. In this mode, the MCU should write a maximum of 511 DSP program words, one at a time, to the two messaging unit registers. The most significant portion of each word should be written to MDI_R0 and the least significant portion to MDI_R1. The DSP reads MDI_R0 first, so the MCU should write MDI_R0 first. Also, the MCU should poll the transmit empty bits in the MDI status register to ensure that the DSP has read each register before a new value is written.

Example A-2 is pseudo-C program of a boot using the MDI messaging unit.

Example A-3. Messaging Unit Boot

```
unsigned short *mtr0 = (unsigned short *)MDI_MTR0;
unsigned short *mtr1 = (unsigned short *)MDI_MTR1;
volatile unsigned short *msr = (unsigned short *)MDI_MSR;
/* write 511 dsp program words starting at MDI memory offset 2 */
/* -- write msb portion first */
for(i=0; i<511; i++)
{
    while(*msr&MSR_MTE0==0)
    ;
    *mtr0 = (unsigned short)(dsp_program[i]>>16);
    while(*msr&MSR_MTE1 == 0)
    ;
    *mtr1 = (unsigned short)dsp_program[i];
}
```



A.5 Bootstrap Program

The following bootstrap source code is programmed into the DSP56652 at the factory. Use this listing to develop external ROM programming for DSP56652 applications.

Note: When compiling source code, the correct X I/O equate and interrupt equate files (specified by ioequ.asm and intequ.asm) must be used. Listings for these files are provided in Appendix B.

```
;
  DSP BOOT LOADER CODE FOR 56652
;
  Boot mode is determined from reading the STDA, STDB pins:
;
       STDA
            STDB
;
;
             1
                   boot mode A, normal boot mode
        1
;
       0
             1
                   boot mode B, shared memory boot mode
;
                   boot mode C, messaging unit boot mode
        1
             0
;
        0
             0
                   reserved for SPS test modes
;
;
            section
                        BOOTSTRAP
;
; long message header
long header
                        equ $4000
; message opcodes
mem write
                            $0001
                        equ
mem read
                        equ
                            $0002
mem check
                        equ
                            $0003
start app
                            $0004
                        equ
inval opc
                        equ
                            $0004
; long read/write memory codes (bits 14,15)
                        equ $0000
                                    ;800
mem x
                            $4000
                                    ;801
mem y
                        equ
                            $8000
mem p
                        equ
                                    ;810
                            $C000
mem invalid
                        equ
                                    ;811
; long memory check mem space codes (bits 13,14,15)
                            $8000
pram512
                        equ
                                    ;%100
; response messages
success
                        equ 0
fail
                        1
            equ
                        2
fail inv mem
               equ
```

DSP56652 DSP Bootloader



Freescale Semiconductor, Inc.

Bootstrap Program

; short response messages write_success equ (1<<15)+(success<<8)+mem_write write_fail equ (1<<15)+(fail<<8)+mem_write inval_long_msg equ \$C000+inval_opc inval_short_msg equ \$C100+inval_opc						
; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	; BOOT MODE E	B EQUATES ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;				
prot B sig ()	equ \$1234				
prot B sig		equ \$5678				
prot B conf		equ \$abcd				
prot B conf		equ \$cdef				
	_	1 '				
; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	;;;;;;; DSP	I/O REGISTERS ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;				
; bus switch	า					
BPMRH	equ	\$FFF2; bus switch program memory register high				
BPMRL	equ	\$FFF3; bus switch program memory register low				
BPMRG	equ	\$FFF4; bus switch program memory register (24bits)				
DITIO	equ	viiii v bas switcom program manory regiseer (2 mics)				
; MDI						
MDI base	equ	\$1C00; base dp ram address				
DRR0	equ	\$FF8F; dsp receive register 0				
DRR1	equ	\$FF8E; dsp receive register 1				
DIR0	equ	\$FF8D; dsp transmit register 0				
DIR1	equ	\$FF8C; dsp transmit register 1				
DSR	equ	\$FF8B; dsp status register				
DCR	equ	\$FF8A; dsp control register				
; DSR bits	equ	filon, appeoneror register				
DF0	equ	0 ; DSR flag 0				
DF1	equ	1 ; DSR flag 1				
DF2	equ	2 ; DSR flag 2				
	equ	12 ; DSR receive reg 1 full				
DRF0	eau	13 : DSR receive reg 0 full				
DTE1	equ	14 ; DSR transmit reg 1 empty				
	equ	15 ; DSR transmit reg 0 empty				
	1	, 5 1 1				
; SAP/portA	and BBP/port	В				
PCRA	equ	\$FFBF; SAP GPIO control register				
PRRA	equ	\$FFBE; SAP GPIO data direction register				
PDRA	equ	\$FFBD; SAP GPIO data register				
STDA	equ	5 ; used as port A gpio pin #5				
PCRB	equ	\$FFAF; BBP GPIO control register				
PRRB	equ	\$FFAE; BBP GPIO data direction register				
PDRB	equ	\$FFAD; BBP GPIO data register				
		5 ; used as port B gpio pin #5				
•*************************************						



```
; Begining of code
P:$800
                 ; bootloader begins at start of ROM
    org
START
        ; configured SAP and BBP as gpio inputs
                #<$80,r0
        move
                r0,x:PCRA; gpio, PEN bit set, others cleared
        movep
        movep
                 r0,x:PCRB; qpio, PEN bit set, others cleared
                #0,x0
        move
                x0,x:PRRA; gpio inputs
        movep
                x0,x:PRRB; gpio inputs
        movep
        nop
             STDB
         STDA
        ;
          1
              1
                 boot mode A, normal boot
        ;
          0
              1
                 boot mode B, jump to user ROM
        ;
          1
              0
                 boot mode C, messaging unit boot
        ;
                 SPS modes
          0
              0
                 #STDA, x: PDRA, START BOOT
        jset
        jset
                 #STDB, x: PDRB, START BOOT
        ; else, continue with SPS code
SPS MODES
;
;
  Approx 325 words of Program ROM are reserved for SPS test modes
;
    at this location
; code for SPS test modes resides here
; boot modes A, B, C
START BOOT
        ; if we got here, STDA or STDB must have been set
        jclr
                #STDA, x:PDRA, START BOOT MODE B
        jclr
                #STDB, X: PDRB, START BOOT MODE C
        ; else, both set, continue with BOOT MODE A
BOOT MODE A "NORMAL" MODE
START BOOT MODE A
                #DRF0,x:DSR,_wait; wait till DRR0 is full
wait
        jclr
        ; read message from DRR0
                x:DRR0,x0
        movep
        ; short or long message?
        jclr
                #15,x0,long message
```

DSP56652 DSP Bootloader



	; else it's	s a short message
short messa		nort messages
SHOLC_HESS	; there are	e currently no allowed short messages n invalid message indication
	move jmp	#>inval_short_msg,x1 <invalid_message< td=""></invalid_message<>
long moggae	-	ong messages
long_messac		<pre>long message opcode x0,a #\$03FF,a; save only lower 10 bits (offset) #MDI_base,a; add MDI base address a1,r0 x:(r0)+,x0; x0=long message opcode</pre>
	move cmp jeq cmp jeq cmp jeq jeq jeq	ng message is it? x0,a #mem_write,a <memory_write #mem_read,a <memory_read #start_app,a <start_application #mem_check,a <memory_check h't match any of these, it's invalid long message</memory_check </start_application </memory_read </memory_write
	move	#>inval_long_msg,x1
invalid_mes _wait1 _wait2	; return a	<pre>invalid message indication #DTE0,x:DSR, wait1; don't clobber a previous message #DTE1,x:DSR, wait2; don't clobber a previous message x0,x:DTR1 ; put invalid data in DTR1 x1,x:DTR0 ; invalid_opcode.indication in DTR0 <start_boot_mode_a; and="" pre="" return="" start<="" to=""></start_boot_mode_a;></pre>
;	nory_write.re	quest
memory writ		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	jsr jmp	<download_from_mcore <start_boot_mode_a< td=""></start_boot_mode_a<></download_from_mcore

; download from moore

; This subroutine is used to perform

DSP56652 User's Manual

;



; memory	downloads	s fra	n the 1	M.CORE	to the	DSP.	
	Inputs: r0 points to MDI memory, 1 location past memory_write.request						
; 3	R M C - C - 	с с –		 -	Y - changed		
download_fr	xdef om_mcore ; retrie move		umber	- of "wo	m_mcore rds" to n0 =# wor	proces	5
	; retrie move and add move ; retrie		x:(r0) x0,a #\$03FH #MDI_k a1,r1 SP_mem	r,a; ke base,a ory ad	ep lowe ; r1=M dress	er 10 bi DI memor	ry address
	move ; which move and cmp jeq cmp jeq cmp jeq ; if it move jmp	didn	ry spa x0,a #\$C000 #mem_x <mem_y <mem_y <mem_y *mem_y *mem_y 't mat #write</mem_y </mem_y </mem_y 	ce?),a; ke x,a write_x v,a write_y o,a write_p ch, it	ep only « v s inva b0	nemory a y upper lid	
mem_write_x	do move move		n0,_er x:(r1) x0,x:(+,x0			
_end	jmp				SUCCESS		

mem_write_y



	do	n0, end				
	move	x: (r1)+,x0				
	move	x0,y:(r0)+				
_end	jmp	<mem success<="" td="" write=""></mem>				
	<u>)</u>					
mem_write_p)					
	move	<pre>(r1)+ ; point to low word first #3,n1</pre>				
	move do	n0, end				
	movep	x:(r1)-,x:BPMRL ; read data in big-endian				
	movep	x:(r1)+n1,x:BPMRH ; format. This looks odd,				
	movep	x:< <bpmrg,p:(r0)+ ;="" and="" but="" faster="" it's="" more<="" td=""></bpmrg,p:(r0)+>				
end	nop	; efficient				
	; continue	with mem_write_success				
mem write s	SUCCESS					
		mory write.confirm short message with SUCCESS				
	move	#write_success,b0				
mem write 1	- oturn					
IIGII_WIICE_I		mory write.confirm short message with FAIL				
_wait	, jclr	#DIE0,x:DSR,_wait; make sure DIR0 is not full				
	movep	b0,x:DIR0				
	rts					
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				
;						
i ond of m	mora urcito r					
; end of me	emory_write.re	equest				
;	-—	equest				
; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;		-				
; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	-—	-				
; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	nory_read.req	uest				
; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	nory_read.req	uest				
; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	nory_read.req ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	uest <upload_to_mcore< td=""></upload_to_mcore<>				
; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	nory_read.req	uest				
; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	nory_read.req ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	uest <upload_to_mcore< td=""></upload_to_mcore<>				
; ; start men ; ; ; memory_read ;; upload_to	nory_read.req jsr jmp	uest <upload_to_mcore <start_boot_mode_a< td=""></start_boot_mode_a<></upload_to_mcore 				
; ; start men ; ; memory_read ; upload_to ; This su	nory_read.req jsr jmp 	uest <upload_to_mcore <start_boot_mode_a used_to_perform</start_boot_mode_a </upload_to_mcore 				
; ; start men ; ; memory_read ; upload_to ; This su	nory_read.req jsr jmp 	uest <upload_to_mcore <start_boot_mode_a< td=""></start_boot_mode_a<></upload_to_mcore 				
; ; start men ; ; memory_read ; upload_to ; This su	nory_read.req jsr jmp 	uest <upload_to_mcore <start_boot_mode_a used_to_perform</start_boot_mode_a </upload_to_mcore 				
; ; start men ; ; ; memory_read ; ; upload_to ; This su ; memory ; ; Inputs: ; r0 p	nory_read.req jsr jsr jmp o_mcore ubroutine is u uploads from	uest ~upload_to_mcore ~START_BOOT_MODE_A used to perform the DSP to the M.CORE. memory, 1 location				
; ; start men ; ; ; memory_read ; ; upload_to ; This su ; memory ; ; Inputs: ; r0 p	nory_read.req	uest ~upload_to_mcore ~START_BOOT_MODE_A used to perform the DSP to the M.CORE. memory, 1 location				
; ; start men ; ; memory_read ; ; upload_to ; This su ; memory ; ; Inputs: ; r0 p ; p	nory_read.req jsr jmp o_mcore ubroutine is u uploads from points to MDI past memory_re	uest ~upload_to_mcore ~START_BOOT_MODE_A used to perform the DSP to the M.CORE. memory, 1 location				
; ; start men ; ; ; memory_read ; ; upload_to ; This su ; memory ; ; Inputs: ; r0 p	nory_read.req jsr jmp o_mcore ubroutine is u uploads from points to MDI past memory_re s Used :	uest ~upload_to_mcore ~START_BOOT_MODE_A used to perform the DSP to the M.CORE. memory, 1 location				
; ; start men ; ; ; upload_to ; This su ; memory ; ; Inputs: ; r0 H ; Registers ;	nory_read.req jsr jsr jmp o_mcore ubroutine is u uploads from points to MDI past memory_re s Used : R M N C - C	A B X Y C C				
; ; start men ; ; ; upload_to ; This su ; memory ; ; Inputs: ; r0 p ; P ; Registers; ; 0	nory_read.req jsr jsr jmp o_mcore ubroutine is u uploads from points to MDI past memory_re s Used : R M N C - C	A B X Y C C				



Freescale Semiconductor, Inc.

;	3 – – – 4 – – – 5 – – – 6 – – – 7 – – –	c = changed
	xdef	upload to mcore
upload to		
- <u>-</u> <u>-</u> <u>-</u>		number of "words" to process
	move	x:(r0)+,n0; n0=#words
	; retrieve :	memory space/MDI address
	move	x:(r0)+,x0
	move	x0,a
	and	#\$03FF,a; keep lower 10 bits
	move	al,n1 ; save MDI offset to n1
	add	#MDI_base, a
	move	al,r1 ; r1=MDI memory address
	; retrieve]	DSP memory address
	move	x:(r0),r0; r0=DSP memory address
	; write 1st	header word
	move	#mem_read,b0
	move	b0,x:(r1)+; memory_read.indication-long
	; which mem	ory space?
	move	x0,a
	and	#\$C000,a; keep only upper 2 bits
	cmp	#mem_invalid,a
	jeq	<mem_read_fail< td=""></mem_read_fail<>
		s here, it's a valid memory space
		uccessful) MDI header info
	move	#success,b0
	move	b0,x:(r1)+; return code (success fail) n0,x:(r1)+; # words
	move move	x0,b ; old memory space & MDI address
	add	#5,b ; new MDI address is offset by 5
	move	bl,x:(r1)+; memory space & MDI address
	move	r0,x:(r1)+; DSP source address
	cmp	#mem x,a
	jeq	<mem read="" td="" x<=""></mem>
	cmp	#mem_y,a
	jeq	<mem_read_y< td=""></mem_read_y<>
	. – –	on left is mem_read_p
	jmp	<mem_read_p< td=""></mem_read_p<>
mem_read_x		
	do	n0,_loop
	move	x:(r0)+,x0
1	move	x0,x:(r1)+
_loop	jmp	<mem read="" return<="" td=""></mem>
	51	

DSP56652 DSP Bootloader



mem_read_y	do move move	n0,_loop y:(r0)+,x0 x0,x:(r1)+	
_loop	jmp	<pre>/mem_read_return</pre>	
mem_read_p	do movep movep movep	n0,_loop p:(r0)+,x:< <bpmrg x:BPMRH,x:(r1)+; store p data in x:BPMRL,x:(r1)+; big-endian format</bpmrg 	
_loop	jmp	<mem_read_return< td=""></mem_read_return<>	
mem_read_fa		nsuccessful) MDI header info #fail,b0 b0,x:(r1)+; return code (fail)	
mem_read_re	; form long move or jclr	<pre>message return (same for both success and failure) n1,a ; MDI address for long #long_header,a #DTE0,x:DSR,_wait; don't clobber a previous message a1 wDTE0</pre>	
	movep rts	al,x:DIR0	
; end of memory_read.request ; start "512pram" memory_check.request			
memory_checl		memory_type and address x:(r0),x1	



```
move
                         b0,x:(r1)
                         <mem check return
            jmp
            ;
              "check 512 word p-ram space"
            ;
            ;
pram check
            move
                    #PATTERNS,r3
                                      ; r3 points to p: test patterns
                         #NUM PATTERNS/4, loop o
            do
            ; up(wB)
                    p:(r3)+,n4; get BackGround Pattern (high word)
            movem
                    p:(r3)+,n3; get BackGround Pattern (low word)
            movem
                         n4,x:BPMRH
            movep
                         n3,x:BPMRL
            movep
                    #0,r0
            move
                                      ; r0 points to start of Memory
                    #512
                                      ; fill Memory with BG Pattern: up(wB)
            rep
            movep
                         x:BPMRG,p:(r0)+
            ; up(rB,wD,rD)
            clr
                         а
            clr
                         b
                         #0,r0
            move
                    p:(r3)+,n6; get Data Pattern (high word)
            movem
                    p:(r3)+,n5; get Data Pattern (low word)
            movem
                         n6,x:BPMRH
            movep
            movep
                         n5,x:BPMRL
            do
                         #512, loop i ; test all locations
                                        ; BG Pattern value to A
                         n3,a0
            move
                         n4,a1
            move
                         p:(r0), x:BPMRG; read BackGround Pattern -> BPMRG
            movep
            move
                         #$ABCD, n2
                                      ; change gdb ????
                         x:BPMRL,b0
            movep
                         x:BPMRH,b1
            movep
                                            ; was the Memory data as expected???
                         a,b
            cmp
            nop
            brkne
                         n5,x:BPMRL
                                      ; restore low byte of DATA from n5
            movep
                                      ; restore high byte of DATA from n6
                         n6,x:BPMRH
            movep
            nop
                         x:BPMRG,p:(r0)
                                              ; write Data to Memory
            movep
                         #$ABCD, n2
                                      ; change gdb
            move
                         p:(r0), x:BPMRG; read Data Pattern -> BPMRG
            movep
                         x:BPMRL,b0
                                      ; read Data Pattern -> B
            movep
                         x:BPMRH,b1
            movep
                         n5,a0
                                        ; restore low byte of DATA from n5
            move
                         n6,a1
                                        ; restore high byte of DATA from n6
            move
                                            ; was the Memory data as expected???
                         a,b
            cmp
```

;



loopi	nop brkne move nop nop	(r0)+
_loop_i	brkne nop nop nop	
loop o	L	
	move move tne move move	<pre>#success,r2 #fail,r4 r4,r2 r2,x:(r1)+ ; write success/fail r0,x:(r1)+ ; write address</pre>
mem_check_re	eturn	
_wait	move or jclr	<pre>message return (same for both success and failure) n1,a ; n1 = offset #long_header,a #DTE0,x:DSR,_wait; don't clobber a previous message</pre>
	movep	al,x:DIR0
	jmp	<start_boot_mode_a< td=""></start_boot_mode_a<>
PATTERNS	; the follow BADDR	M,8 ; place on modulo boundary for burnin mode
THILLIO	dc	\$0055; background pattern high word
	dc	\$5555 ; background pattern low word
	dc	\$00AA; data pattern high word
	dc	\$AAAA; data pattern low word
	dc	\$00CC; background pattern high word
	dc	\$CCCC ; background pattern low word
	dc	\$0033; data pattern high word
	dc	\$3333; data pattern low word
NOM_PATTERN:	Sequ*-PATTERN	5
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	,,,,,,,,,,,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
; end of mer	nory_check.re	quest
; start star ;	rt_applicatic	n.request
start_applic		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	move jmp	x:(r0),r0 r0
•********	*****	*****
/	B Shared men	
•		***************************************



START BOOT	MODE B	
	move	#MDI base,r0
	; look for p	protocol_B_signature_0
_wait0		
	move	x:(r0),a
	cmp	#>prot_B_sig_0,a
	jne	<_wait0
		n protocol_B_confirm_0
	move	#>prot_B_conf_0,x0
	move	x0,x:(r0+1)
	: look for r	protocol B signature 1
wait1	/ 10011 101 1	
_	move	x:(r0),a
	cmp	#prot B sig 1,a
	jne	< wait1
		-
	; reply with	n protocol_B_confirm_1
	move	#prot_B_conf_1,x0
	move	x0,x:(r0+1)
	, altert da l	-he dermland
	—	the download
	move	#0,r1 ; start of p: memory to download
	Lea	(r0+3),r0; MDI_base+3
	move	#3,n0
	do	#511,_end
	movep	x:(r0)-,x:BPMRL ; read data in
	movep	x:(r0)+n0,x:BPMRH ; big-endian format
	movep	x:< <bpmrg,p:(r1)+< td=""></bpmrg,p:(r1)+<>
and	nop	
_end	jmp	<0
	μp	
*********	******	*******
; BOOT MODE	C Message Ur	nit Mode

START_BOOT_I	MODE_C	
	move	#0,r0
	do	#511,_loop
_wait0	jclr	#DRF0,x:DSR,_wait0; wait till DRR0 is full
	movep	x:DRR0,a1
_wait1	jclr	#DRF1,x:DSR,_wait1; wait till DRR1 is full
	movep	x:DRR1,a0
	movep	a0,x:< <bpmrl< td=""></bpmrl<>
	movep	al,x:< <bpmrh< td=""></bpmrh<>
	nop	
	movep	x:< <bpmrg,p:(r0)+; pram512<="" td="" to="" write=""></bpmrg,p:(r0)+;>
_	nop	
_loop		
	jmp	<0
	-]-	
	endsec	
	end	



Freescale Semiconductor, Inc.



Appendix B Equates and Header Files

This appendix provides the equates for both the MCU and DSP in the DSP56652, as well as a C include file for the MCU. If code for external bootstrap loading is developed, a file containing this listing called ioequ.asm should be included in the bootstrap executable.

B.1 MCU Equates

```
//=
//=
11
// DSP56651/DSP56652 M.CORE Assembly equates
11
// Revision History:
                         1998
// 1.0: may 28,
//
//=
//=
// 16kb on-chip rom
      .equ mcu rom base address,
                                      0x00000000
      .equ mcu rom size,
                                      0x00004000
// 2kb on-chip ram
      .equ mcu ram base address,
                                      0x00100000
      .equ mcu ram size,
                                      0x0000800
// peripheral space
      .equ mcu peripherals base address,0x00200000
// 0x00300000 through 0x3fffffff is reserved
// external memory
      .equ cs0 base address,
                                      0x40000000
      .equ cs1 base address,
                                      0x41000000
      .equ cs2 base address,
                                     0x42000000
      .equ cs3 base address,
                                     0x43000000
      .equ cs4 base address,
                                     0x44000000
      .equ cs5 base address,
                                     0x45000000
// 0x46000000 through 0xffffffff is reserved
```



Semiconductor, Inc.

1

eescal

MCU Equates

//==

```
// MCU-DSP Interface (MDI) equates
//====
// general definitions
      .equ mdi registers base address,
                                           0x00202ff0
      .equ mdi memory base address,
                                           0x00202000
// registers of the messaging unit
                        0x2 // MCU-side Command Vector Register
      .equ mdi mcvr,
      .equ mdi mcr,
                        0x4 // MCU-side Control Register
      .equ mdi msr,
                        0x6 // MCU-side Status Register
      .equ mdi mtr1,
                        0x8 // MCU-side Transmit Register 1
                        0xa // MCU-side Transmit Register 0
      .equ mdi mtr0,
      .equ mdi mrr1,
                        0xc // MCU-side Recieve Register 1
                        0xe // MCU-side Receive Register 0
      .equ mdi mrr0,
// bits of the MCU-side Command Vector register (MCVR)
      .equ mdi mcvr mnmi,
                             0x0 // MCU-command Non-Maskable Interrupt
                             0x8 // MCU-Command active bit
      .equ mdi mcvr mc,
// bits of the MCU-side Control Register (MCR)
      .equ mdi mcr mdf0,
                             0x0 // MCU to DSP Flag 0
      .equ mdi mcr mdf1,
                             0x1 // MCU to DSP Flag 1
      .equ mdi mcr mdf2,
                             0x2 // MCU to DSP Flag 2
      .equ mdi_mcr_mdir,
                             0x6 // MDI software Reset
      .equ mdi mcr dhr,
                             0x7 // DSP Hardware Reset
      .equ mdi mcr mgiel,
                             0xa // MCU General Interrupt 0 enable
      .equ mdi mcr mgie0,
                             0xb // MCU General Interrupt 1 enable
      .equ mdi mcr mtiel,
                             0xc // MCU transmit Interrupt 1 enable
      .equ mdi mcr mtie0,
                             0xd // MCU transmit Interrupt 0 enable
                             0xe // MCU Receive Interrupt 1 enable
      .equ mdi mcr mriel,
      .equ mdi mcr mrie0,
                             0xf // MCU Receive Interrupt 0 enable
// bits of the MCU-side Status Register (MSR)
      .equ mdi msr mf0,
                             0x0 // MCU-side Flag 0
      .equ mdi msr mf1,
                             0x1 // MCU-side Flag 1
      .equ mdi msr mf2,
                             0x2 // MCU-side Flag 2
      .equ mdi msr mep,
                             0x4 // MCU-side Event Pending
                             0x5 // DSP power mode
      .equ mdi msr dpm,
                             0x6 // MCU Shared Memory access pending
      .equ mdi msr msmp,
                             0x7 // DSP Reset State
      .equ mdi msr drs,
      .equ mdi msr dws,
                             0x8 // DSP Wake from Stop
      .equ mdi msr mtir,
                             0x9 // MCU Protocol Timer wake DSP from stop & IRQ
      .equ mdi msr mgip1,
                             0xa // MCU General Interrupt 1 pending
      .equ mdi msr mgip0,
                             0xb // MCU General Interrupt 0 pending
      .equ mdi msr mtel,
                             0xc // MCU transmit register 1 empty
      .equ mdi msr mte0,
                             0xd // MCU transmit register 0 empty
      .equ mdi msr mrf1,
                             0xe // MCU Receive register 1 full
      .equ mdi msr mrf0,
                             0xf // MCU Receive register 0 full
```

```
// Protocol timer (prot) equates
```

//=

B-2



//=					
// general definitions			1 11 0 0000000		
			base_address, 0x00203000		
			able_registers_base_address, 0x00203800		
	•equ	prot_testillo	le_registers_base_address, 0x00203c00		
11	programa	ble registers	of the protocol timer		
	- equ	prot_tctr,	0x0 //Timer control register, old name		
		prot ptcr,	0x0 //Timer control register, NEW NAME		
	.equ	prot tier,	0x2 //timer interrupt enable register, old name		
	.equ	prot_ptier,	0x2 //timer interrupt enable register, NEW NAME		
	.equ	prot_tstr,	0x4 //timer status register, old name		
		prot_ptsr,	0x4 //timer status register, NEW NAME		
		prot_tevr,	0x6 //timer event register, old name		
		prot_ptevr,	0x6 //timer event register, NEW NAME		
		prot_tipr,	0x8 //time interval _prescaler_, old name		
		prot_timl,	0x8 //time interval modulus latch_, NEW NAME		
		prot_ctic,	0xa //Channel time interval counter		
		prot_ctipr,	Oxc //Channel time interval _preload register_, old name		
		prot_ctiml,	0xc //Channel time interval modulus latch, NEW NAME		
		prot_cfc,	0xe //Channel frames counter		
		prot_cfpr,	0x10 //Channel frames _preload register_, old name		
		prot_cfml,	0x10 //Channel frames modulus latch, NEW NAME		
		prot_rsc,	0x12 //Reference slot counter		
		prot_rspr,	0x14 //Reference slot _preload register_, old name		
		prot_rsml,	0x14 //Reference slot modulus latch, NEW NAME		
		prot_pdpar,	0x16 //Port D functionalty register, old name		
		prot_ptpcr,	0x16 //Protocol Timer Port Control Register, NEW NAME		
		prot_pddr,	0x18 //Port D directivity register, old name		
		prot_ptddr,	0x18 //Protocol Timer Data Direction Register, NEW NAME		
			0x1a //Port D data Register, old name 0x1a //Protocol Timer Port Data Register, NEW NAME		
			0x1c //Frame tables pointers		
			0x1e //Receive/Transmit Macro tables pointers, old name		
			0x1e //Macro table pointers, NEW NAME		
			0x20 //Frame tables base address register		
			0x22 //Rx/Tx Macro tables base address register, old name		
			0x22 //Macro table base address register, NEW NAME		
			0x24 //Delay tables pointers.		
	-				
//			trol Register (TCTR) (old names)		
	-	prot_tctr_te	•		
		prot_tctr_ti			
		prot_tctr_mt			
	•equ	prot_tctr_tc			
	•equ	prot_tctr_sp prot_tctr_hl	tr, 0x5 // halt request bit		
		prot tetr cf			
		prot tetr rs			
	•cyu	Proc_cott_1			
//	bits of	the Protocol	Timer Control Register (PTCR)(NEW NAMES)		
		prot ptcr te			
		prot_ptcr_ti			

Equates and Header Files



MCU Equates

Freescale Semiconductor, Inc.

0x2 // macro termination bit .equ prot ptcr mter, prot ptcr tdzd, 0x3 // Timer doze disable. .equ 0x4 // slot prescaler by-pass bit .equ prot ptcr spbp, .equ prot ptcr hltr, 0x5 // halt request bit .equ prot ptcr cfce, 0x8 // cfc counter enable bit 0x9 // rsc counter enable bit .equ prot ptcr rsce, // bits of the Timer Interrupt Enable Register (TIER)(old names) .equ prot ptier cfie , 0x0 // channel frame interrupt enable bit .equ prot_ptier_cfnie ,0x1 // channel frame number intpt enable bit .equ prot ptier rsnie ,0x2 // reference slot number intpt enable bit .equ prot ptier mcie0 ,0x4 // MCU interrupt 0 enable bit .equ prot ptier mcie1,0x5 // MCU interrupt 1 enable bit .equ prot ptier mcie2 ,0x6 // MCU interrupt 2 enable bit .equ prot ptier dsie ,0x9 // DSP interrupt enable bit .equ prot ptier dvie ,0xa // DSP vector interrupt enable bit prot ptier thie , 0xb // Timer haltinterrupt enable bit .equ prot ptier terie ,0xc // Timer error interrupt enable bit .equ // bits of the Protocol Timer Interrupt Enable Register (PTIER) (NEW NAMES) .equ prot tier cfie , 0x0 // channel frame interrupt enable bit .equ prot tier cfnie , 0x1 // channel frame number intpt enable bit .equ prot tier rsnie ,0x2 // reference slot number intpt enable bit .equ prot tier mcie0, 0x4 // MCU interrupt 0 enable bit .equ prot tier mciel , 0x5 // MCU interrupt 1 enable bit .equ prot tier mcie2, 0x6 // MCU interrupt 2 enable bit .equ prot tier dsie , 0x9 // DSP interrupt enable bit .equ prot_tier_dvie , 0xa // DSP vector interrupt enable bit .equ prot tier thie , 0xb // Timer haltinterrupt enable bit prot tier terie, 0xc // Timer error interrupt enable bit .equ // bits of the Timer Status Register (TSTR) (old names) .equ prot tstr cfi , 0x0 // channel frame interrupt bit .equ prot_tstr_cfni , 0x1 // channel frame number interrupt bit .equ prot tstr rsni , 0x2 // reference slot number interrupt bit .equ prot tstr mcui0 , 0x4 // MCU interrupt 0 bit .equ prot tstr mcui1, 0x5 // MCU interrupt 1 bit .equ prot tstr mcui2 , 0x6 // MCU interrupt 2 bit .equ prot_tstr_dsi , 0x9 // DSP interrupt bit .equ prot tstr dvi , 0xa // DSP vector interrupt bit .equ prot_tstr_thi , 0xb // Timer haltinterrupt bit .equ prot tstr teri , 0xc // Timer error interrupt bit // bits of the Protocol Timer Status Register (PTSR) (NEW NAMES) .equ prot ptsr cfi , 0x0 // channel frame interrupt bit .equ prot ptsr cfni , 0x1 // channel frame number interrupt bit .equ prot_ptsr_rsni , 0x2 // reference slot number interrupt bit .equ prot ptsr mcui0 , 0x4 // MCU interrupt 0 bit .equ prot ptsr mcuil , 0x5 // MCU interrupt 1 bit .equ prot ptsr mcui2 , 0x6 // MCU interrupt 2 bit .equ prot_ptsr_dsi , 0x9 // DSP interrupt bit .equ prot ptsr dvi , 0xa // DSP vector interrupt bit .equ prot_ptsr_thi , 0xb // Timer haltinterrupt bit .equ prot ptsr teri , 0xc // Timer error interrupt bit

DSP56652 User's Manual



Freescale Semiconductor, Inc.

.equ .equ .equ .equ // bits of .equ .equ	prot_tevr_rxma , 0x1 // prot_tevr_txma , 0x2 // prot_tevr_thip , 0x3 // the Protocol Timer Event 1 prot_ptevr_act , 0x0 // prot_ptevr_rxma , 0x1 //	(TEVR) (old names) active table indicator bit active Rx macro indicator bit active Tx macro indicator bit timer halt in progress indicator bit Register (PTEVR)(NEW NAMES) active table indicator bit active Rx macro indicator bit active Tx macro indicator bit
		timer halt in progress indicator bit
.equ .equ .equ .equ .equ .equ .equ	the Time Interval Preload prot_tipr_tipv_0 ,0x0 // prot_tipr_tipv_1 ,0x1 // prot_tipr_tipv_2 ,0x2 // prot_tipr_tipv_3 ,0x3 // prot_tipr_tipv_4 ,0x4 // prot_tipr_tipv_5 ,0x5 // prot_tipr_tipv_6 ,0x6 // prot_tipr_tipv_7 ,0x7 // prot_tipr_tipv_8 ,0x8 //	TIPR value-bit 1 TIPR value-bit 2 TIPR value-bit 3 TIPR value-bit 4 TIPR value-bit 5 TIPR value-bit 6 TIPR value-bit 7
.equ .equ .equ .equ .equ .equ .equ	the Time Interval Modulus prot_timl_timv_0 ,0x0 // prot_timl_timv_1 ,0x1 // prot_timl_timv_2 ,0x2 // prot_timl_timv_3 ,0x3 // prot_timl_timv_4 ,0x4 // prot_timl_timv_5 ,0x5 // prot_timl_timv_6 ,0x6 // prot_timl_timv_7 ,0x7 // prot_timl_timv_8 ,0x8 //	timl value-bit 1 timl value-bit 2 timl value-bit 3 timl value-bit 4 timl value-bit 5 timl value-bit 6 timl value-bit 7
.equ .equ .equ .equ .equ .equ .equ .equ	the Channel Time Interval prot_ctic_ctiv_0, prot_ctic_ctiv_1, prot_ctic_ctiv_2, prot_ctic_ctiv_3, prot_ctic_ctiv_4, prot_ctic_ctiv_5, prot_ctic_ctiv_6, prot_ctic_ctiv_7, prot_ctic_ctiv_7, prot_ctic_ctiv_8, prot_ctic_ctiv_9, prot_ctic_ctiv_10, prot_ctic_ctiv_11, prot_ctic_ctiv_12, prot_ctic_ctiv_13,	0x0 // CTIC value-bit 0
.equ	the Channel Time Interval prot_ctipr_ctipv_0, prot_ctipr_ctipv_1,	Preload Register (CTIPR)(old names) 0x0 // CTIPR value-bit 0 0x1 // CTIPR value-bit 1

Equates and Header Files



MCU Equates

.equ	prot ctipr ctipv 2,	0x2 // CTIPR value-bit 2
.equ	prot ctipr ctipv 3,	0x3 // CTIPR value-bit 3
.equ	prot ctipr ctipv 4,	0x4 // CTIPR value-bit 4
.equ	prot ctipr ctipv 5,	0x5 // CTIPR value-bit 5
.equ	prot ctipr ctipy 6,	0x6 // CTIPR value-bit 6
	prot ctipr ctipv 7,	0x7 // CTIPR value-bit 7
	prot ctipr ctipv 8,	0x8 // CTIPR value-bit 8
	prot ctipr ctipy 9,	0x9 // CTIPR value-bit 9
	prot ctipr ctipv 10,	0xa // CTIPR value-bit 10
	prot ctipr ctipv 11,	0xb // CTIPR value-bit 11
	prot ctipr ctipv 12,	0xc // CTIPR value-bit 12
	prot ctipr ctipv 13,	0xd // CTIPR value-bit 13
·cqu	proc_compr_compr_10/	
// bits of	the Channel Time Interval	Modulus Register (CTIMR)(NEW NAMES)
	prot ctiml ctimv 0,	0x0 // ctiml value-bit 0
	prot ctiml ctimv 1,	0x1 // ctiml value-bit 1
	prot ctiml ctimv 2,	0x2 // ctiml value-bit 2
	prot ctiml ctimv 3,	0x3 // ctiml value-bit 3
	prot ctiml ctimv 4,	0x4 // ctiml value-bit 4
	prot ctiml ctimv 5,	0x5 // ctiml value-bit 5
	prot ctiml ctimv 6,	0x6 // ctiml value-bit 6
	prot ctiml ctimv 7,	0x7 // ctiml value-bit 7
	prot ctiml ctimv 8,	0x8 // ctiml value-bit 8
	prot ctiml ctimy 9,	0x9 // ctiml value-bit 9
		0xa // ctiml value-bit 10
	prot_ctiml_ctimv_10,	
	prot_ctiml_ctimv_11,	0xb // ctiml value-bit 11
	prot_ctiml_ctimv_12,	0xc // ctiml value-bit 12
•equ	prot_ctiml_ctimv_13,	0xd // ctiml value-bit 13
// hits of	the Channel Frame Counter	(C EC)
	prot cfc cfcv 0,	0x0 //CFC value-bit 0
	prot_cfc_cfcv_1,	0x1 //CFC value-bit 1
		0x2 //CFC value-bit 2
	prot_cfc_cfcv_2,	
		0x3 //CFC value-bit 3
	<u> </u>	0x4 //CFC value-bit 4
	prot_cfc_cfcv_5,	0x5 //CFC value-bit 5
	prot_cfc_cfcv_6,	0x6 //CFC value-bit 6
•equ	prot_cfc_cfcv_7,	0x7 //CFC value-bit 7
.equ	prot_cfc_cfcv_8,	0x8 //CFC value-bit 8
// hita of	the Channel Frame Drelead	Register (CFPR)(old names)
	prot cfpr cfpv 0,	0x0 //CFPR value- bit 1
		0x1 //CFPR value- bit 1 0x1 //CFPR value- bit 2
•equ	prot_cfpr_cfpv_1,	
.equ		0x2 //CFPR value bit 3
•equ		0x3 //CFPR value bit 4
•equ		0x4 //CFPR value- bit 5
•equ		0x5 //CFPR value- bit 6
•equ	prot cfpr cfpv 6,	0x6 //CFPR value- bit 7
.equ	prot_cfpr_cfpv_6, prot_cfpr_cfpv_7,	0x6 //CFPR value- bit 7 0x7 //CFPR value- bit 8
.equ	prot cfpr cfpv 6,	0x6 //CFPR value- bit 7
.equ	prot_cfpr_cfpv_6, prot_cfpr_cfpv_7, prot_cfpr_cfpv_8,	0x6 //CFPR value- bit 7 0x7 //CFPR value- bit 8 0x8 //CFPR value- bit 9
.equ .equ // bits of	prot_cfpr_cfpv_6, prot_cfpr_cfpv_7, prot_cfpr_cfpv_8, the Channel Frame Modulus	0x6 //CFPR value- bit 7 0x7 //CFPR value- bit 8 0x8 //CFPR value- bit 9 Register (CFMR)(NEW NAMES)
.equ .equ // bits of .equ	<pre>prot_cfpr_cfpv_6, prot_cfpr_cfpv_7, prot_cfpr_cfpv_8, the Channel Frame Modulus prot_cfml_cfmv_0,</pre>	0x6 //CFPR value- bit 7 0x7 //CFPR value- bit 8 0x8 //CFPR value- bit 9 Register (CFMR)(NEW NAMES)



<pre>.equ prot_cfml_cfmv_2,</pre>	0x2 //cfml value- bit 3
.equ prot_cfml_cfmv_3,	0x3 //cfml value- bit 4
.equ prot_cfml_cfmv_4,	0x4 //cfml value- bit 5
.equ prot_cfml_cfmv_5,	0x5 //cfml value- bit 6
.equ prot_cfml_cfmv_6,	0x6 //cfml value- bit 7
.equ prot_cfml_cfmv_7,	0x7 //cfml value- bit 8
.equ prot_cfml_cfmv_8,	0x8 //cfml value- bit 9
<pre>// bits of the Reference Slot Cour .equ prot_rsc_rscv_0, .equ prot_rsc_rscv_1, .equ prot_rsc_rscv_2, .equ prot_rsc_rscv_3, .equ prot_rsc_rscv_4, .equ prot_rsc_rscv_5, .equ prot_rsc_rscv_6, .equ prot_rsc_rscv_7,</pre>	0x0 //RSC value-bit 0 0x1 //RSC value-bit 1
<pre>// bits of the Reference Slot Prel .equ prot_rspr_rspv_0, .equ prot_rspr_rspv_1, .equ prot_rspr_rspv_2, .equ prot_rspr_rspv_3, .equ prot_rspr_rspv_4, .equ prot_rspr_rspv_5, .equ prot_rspr_rspv_6, .equ prot_rspr_rspv_7,</pre>	0x0 //RSPR value -bit 0 0x1 //RSPR value -bit 1 0x2 //RSPR value -bit 2 0x3 //RSPR value -bit 3 0x4 //RSPR value -bit 4 0x5 //RSPR value -bit 5 0x6 //RSPR value -bit 6
<pre>// bits of the Reference Slot Modu</pre>	ulus Register (RSMR) (NEW NAMES)
.equ prot_rsml_rsmv_0,	0x0 //rsml value -bit 0
.equ prot_rsml_rsmv_1,	0x1 //rsml value -bit 1
.equ prot_rsml_rsmv_2,	0x2 //rsml value -bit 2
.equ prot_rsml_rsmv_3,	0x3 //rsml value -bit 3
.equ prot_rsml_rsmv_4,	0x4 //rsml value -bit 4
.equ prot_rsml_rsmv_5,	0x5 //rsml value -bit 5
.equ prot_rsml_rsmv_6,	0x6 //rsml value -bit 6
.equ prot_rsml_rsmv_7,	0x7 //rsml value -bit 7
<pre>// bits of the Port D Pin Assignme</pre>	ent Register (PDPAR) (old names)
.equ prot_pdpar_pdgpc_0,0xd	0 //Select the function of pin 0 in port D
.equ prot_pdpar_pdgpc_1,0xd	1 //Select the function of pin 1 in port D
.equ prot_pdpar_pdgpc_2,0xd	2 //Select the function of pin 2 in port D
.equ prot_pdpar_pdgpc_3,0xd	3 //Select the function of pin 3 in port D
.equ prot_pdpar_pdgpc_4,0xd	4 //Select the function of pin 4 in port D
.equ prot_pdpar_pdgpc_5,0xd	5 //Select the function of pin 5 in port D
.equ prot_pdpar_pdgpc_5,0xd	6 //Select the function of pin 6 in port D
.equ prot_pdpar_pdgpc_6,0xd	7 //Select the function of pin 7 in port D
 .equ prot_ptpcr_ptpc_0,0x0 .equ prot_ptpcr_ptpc_1,0x1 .equ prot_ptpcr_ptpc_2,0x2 .equ prot_ptpcr_ptpc_3,0x3 	t Control Register (PTPCR) (NEW NAMES) //Select the function of pin 0 in port D //Select the function of pin 1 in port D //Select the function of pin 2 in port D //Select the function of pin 3 in port D //Select the function of pin 4 in port D



Freescale Semiconductor, Inc.

MCU Equates

.equ prot	ptper ptpc 6,0x6 //	Select the function	on of pin 5 in port D on of pin 6 in port D on of pin 7 in port D
equ prot. equ prot. equ prot. equ prot. equ prot. equ prot. equ prot.	pddr_pddr_1,0x1 //3 pddr_pddr_2,0x2 //3 pddr_pddr_3,0x3 //3 pddr_pddr_4,0x4 //3 pddr_pddr_5,0x5 //3 pddr_pddr_6,0x6 //3	Select the direction Select the direction Select the direction Select the direction Select the direction Select the direction Select the direction	OR) (old names) on of pin 0 in port D on of pin 1 in port D on of pin 2 in port D on of pin 3 in port D on of pin 4 in port D on of pin 5 in port D on of pin 6 in port D on of pin 7 in port D
equ prot. equ prot. equ prot. equ prot. equ prot. equ prot. equ prot.	ptddr_ptdd_1,0x1 // ptddr_ptdd_2,0x2 // ptddr_ptdd_3,0x3 // ptddr_ptdd_4,0x4 // ptddr_ptdd_5,0x5 // ptddr_ptdd_6,0x6 //	Select the direct Select the direct Select the direct Select the direct Select the direct Select the direct Select the direct	(PTDDR) (NEW NAMES) ion of pin 0 in port D ion of pin 1 in port D ion of pin 2 in port D ion of pin 3 in port D ion of pin 4 in port D ion of pin 5 in port D ion of pin 6 in port D ion of pin 7 in port D
equ prot equ prot equ prot equ prot equ prot equ prot equ prot	ort D Data Register _pddat_pddat_0, _pddat_pddat_1, _pddat_pddat_2, _pddat_pddat_3, _pddat_pddat_4, _pddat_pddat_5, _pddat_pddat_6, _pddat_pddat_7,	(PDDAT) (old names 0x0 //Port D Data 0x1 //Port D Data 0x2 //Port D Data 0x3 //Port D Data 0x4 //Port D Data 0x5 //Port D Data 0x6 //Port D Data 0x7 //Port D Data	a- pin 0 a- pin 1 a- pin 2 a- pin 3 a- pin 4 a- pin 5 a- pin 6
equ prot equ prot equ prot equ prot equ prot equ prot equ prot	protocol Timer Port D ptpdr_ptpd_0, ptpdr_ptpd_1, ptpdr_ptpd_2, ptpdr_ptpd_3, ptpdr_ptpd_4, ptpdr_ptpd_5, ptpdr_ptpd_6, ptpdr_ptpd_7,	ata Register (PTPD 0x0 //Port D Data 0x1 //Port D Data 0x2 //Port D Data 0x3 //Port D Data 0x4 //Port D Data 0x5 //Port D Data 0x6 //Port D Data 0x7 //Port D Data	a- pin 0 a- pin 1 a- pin 2 a- pin 3 a- pin 4 a- pin 5 a- pin 6
equ prot. equ prot. equ prot. equ prot. equ prot. equ prot.	rame Table Pointer (_ftptr_ftptr_0, _ftptr_ftptr_1, _ftptr_ftptr_2, _ftptr_ftptr_3, _ftptr_ftptr_4, _ftptr_ftptr_5, _ftptr_ftptr_6,	FTPIR) 0x0 //Frame table 0x1 //Frame table 0x2 //Frame table 0x3 //Frame table 0x4 //Frame table 0x5 //Frame table	e pointer-bit1 e pointer-bit2 e pointer-bit3 e pointer-bit4 e pointer-bit5

// bits of the Receive/Transmit macro Table Pointer (RTPTR)(old names)



MCU Equates

	<pre>prot_rtptr_rxptr_0, prot_rtptr_rxptr_1,</pre>		//Receive macro pointer-bit 0 //Receive macro pointer-bit 1
	prot rtptr rxptr 2,	0x2	//Receive macro pointer-bit 2
	prot rtptr rxptr 3,		//Receive macro pointer-bit 3
	prot rtptr rxptr 4,		//Receive macro pointer-bit 4
	prot rtptr rxptr 5,		//Receive macro pointer-bit 5
•equ	prot rtptr rxptr 6,		//Receive macro pointer-bit 6
1	<u> </u>		
	prot_rtptr_txptr_0,		//Transmit macro pointer-bit 0
	prot_rtptr_txptr_1,		//Transmit macro pointer-bit 1
	prot_rtptr_txptr_2,		//Transmit macro pointer-bit 2
	prot_rtptr_txptr_3,		//Transmit macro pointer-bit 3
•equ	prot_rtptr_txptr_4,		//Transmit macro pointer-bit 4
.equ	prot_rtptr_txptr_5,		//Transmit macro pointer-bit 5
•equ	prot_rtptr_txptr_6,	0xe	//Transmit macro pointer-bit 6
	the Macro Table Point	er (RTPTF	R) (NEW NAMES)
	prot_mtptr_rxptr_0,		//Receive macro pointer-bit 0
	prot_mtptr_rxptr_1,		//Receive macro pointer-bit 1
	prot_mtptr_rxptr_2,		//Receive macro pointer-bit 2
	prot_mtptr_rxptr_3,		//Receive macro pointer-bit 3
	prot_mtptr_rxptr_4,		//Receive macro pointer-bit 4
.equ	prot_mtptr_rxptr_5,	0x5	//Receive macro pointer-bit 5
•equ	prot_mtptr_rxptr_6,	0хб	//Receive macro pointer-bit 6
	prot_mtptr_txptr_0,		//Transmit macro pointer-bit 0
•equ	prot_mtptr_txptr_1,		//Transmit macro pointer-bit 1
.equ	prot_mtptr_txptr_2,	0xa	//Transmit macro pointer-bit 2
.equ	prot_mtptr_txptr_3,	0xb	//Transmit macro pointer-bit 3
.equ	prot_mtptr_txptr_4,		//Transmit macro pointer-bit 4
.equ	prot mtptr txptr 5,	0xd	//Transmit macro pointer-bit 5
.equ	prot_mtptr_txptr_6,	0xe	//Transmit macro pointer-bit 6
// bits of	the Frame Table Base	Address F	Register (FTBAR)
	prot ftbar ftba0 0,		//Frame table 0 base address-bit 0
	prot ftbar ftba0 1,		//Frame table 0 base address-bit 1
	prot_ftbar_ftba0_2,		//Frame table 0 base address-bit 2
.equ	prot ftbar ftba0 3,		//Frame table 0 base address-bit 3
	prot ftbar ftba0 4,		//Frame table 0 base address-bit 4
	prot ftbar ftba0 5,		//Frame table 0 base address-bit 5
_	prot ftbar ftba0 6,		//Frame table 0 base address-bit 6
·cqu	proc_rubar_rubat_o,	0A0	
_	prot_ftbar_ftba1_0,		//Frame table 1 base address-bit 0
_	prot_ftbar_ftba1_1,		//Frame table 1 base address-bit 1
•equ	prot_ftbar_ftba1_2,	0xa	//Frame table 1 base address-bit 2
•equ	prot_ftbar_ftba1_3,	0xb	//Frame table 1 base address-bit 3
.equ	prot_ftbar_ftba1_4,		//Frame table 1 base address-bit 4
.equ	prot_ftbar_ftba1_5,	0xd	//Frame table 1 base address-bit 5
.equ	prot_ftbar_ftba1_6,	0xe	//Frame table 1 base address-bit 6
// bits of	the Receive/Transmit	Base Addr	ress Register (RTBAR) (old names)
	prot rtbar rxba 0,		//Receive macro base address-bit 0
	prot rtbar rxba 1,		//Receive macro base address-bit 1
	prot rtbar rxba 2,		//Receive macro base address-bit 2
-	/		



.001	prot rtbar rxba 3,	0x3 //Receive macro base address-bit 3
	prot rtbar rxba 4,	0x4 //Receive macro base address-bit 4
	prot rtbar rxba 5,	0x5 //Receive macro base address-bit 5
•equ		0x6 //Receive macro base address-bit 6
	<u> </u>	
.equ	prot_rtbar_txba_0,	0x8 //Transmit macro base address-bit 0
•equ	prot_rtbar_txba_1,	0x9 //Transmit macro base address-bit 1
.equ	prot_rtbar_txba_2,	0xa //Transmit macro base address-bit 2
•equ		0xb //Transmit macro base address-bit 3
.equ	prot_rtbar_txba_4,	0xc //Transmit macro base address-bit 4
•equ		0xd //Transmit macro base address-bit 5
•equ	prot_rtbar_txba_6,	0xe //Transmit macro base address-bit 6
// hits of	the Macro Table Base Addr	ess Register (MIBAR) (NEW NAMES)
.equ	prot mtbar rxba 0,	0x0 //Receive macro base address-bit 0
.equ		0x1 //Receive macro base address-bit 1
	prot mtbar rxba 2,	0x2 //Receive macro base address-bit 2
	prot mtbar rxba 3,	0x3 //Receive macro base address-bit 3
	prot mtbar rxba 4,	0x4 //Receive macro base address-bit 4
.equ		0x5 //Receive macro base address-bit 5
•equ		0x6 //Receive macro base address-bit 6
•equ	proc_modal_inda_0,	0x0 //iecerve indero base dudress-bit 0
.equ	prot mtbar txba 0,	0x8 //Transmit macro base address-bit 0
•equ	prot mtbar txba 1,	0x9 //Transmit macro base address-bit 1
•equ	prot mtbar txba 2,	0xa //Transmit macro base address-bit 2
•equ	prot mtbar txba 3,	0xb //Transmit macro base address-bit 3
•equ		0xc //Transmit macro base address-bit 4
•equ	prot mtbar txba 5,	0xd //Transmit macro base address-bit 5
.equ	prot_mtbar_txba_6,	0xe //Transmit macro base address-bit 6
// hita of	the Delay Mable Deinter ((כתוכווויכו
	the Delay Table Pointer (
	prot_dtptr_rdptr_0,	0x0 //Receive delay pointer-bit 0 0x1 //Receive delay pointer-bit 1
_	prot_dtptr_rdptr_1,	0x1 //Receive delay pointer-bit 1 0x2 //Receive delay pointer-bit 2
•equ	prot_dtptr_rdptr_2,	0x2 //Receive delay pointer-bit 2
•equ	prot_dtptr_rdba_0,	0x3 //Receive delay base address-bit 0
.equ	prot_dtptr_rdba_1,	0x4 //Receive delay base address-bit 1
	prot_dtptr_rdba_2,	0x5 //Receive delay base address-bit 2
•equ	prot_dtptr_rdba_3,	0x6 //Receive delay base address-bit 3
•6011	prot_dtptr_tdptr_0,	0x8 //Transmit delay pointer-bit 0
	prot_dtptr_tdptr_1,	0x9 //Transmit delay pointer-bit 1
	prot dtptr tdptr 2,	0xa //Transmit delay pointer-bit 2
. ogu	· · · · · · · · · · · · · · · · · · ·	
	prot_dtptr_tdba_0,	0xb //Transmit delay base address-bit 0
	prot_dtptr_tdba_1,	0xc //Transmit delay base address-bit 1
	prot_dtptr_tdba_2,	0xd //Transmit delay base address-bit 2
•equ	prot_dtptr_tdba_3,	0xe //Transmit delay base address-bit 3

//== // UART equates //_____

B-10



// general definitions

.equ	urx,	0x00204000
.equ	urx 20,	0x00204020
•equ	utx,	0x00204040
.equ	utx_60,	0x00204060
.eou	ucr1,	0x00204080
. 6011	ucr2,	0x00204082
equ equ	ubrg,	0x00204084
•CQu	usr,	0x00204086
•equ	uts,	0x00204088
•equ	ucs, uper,	
•equ	uper,	0x0020408a
•equ	uddr,	0x0020408c
•equ	updr,	0x0020408e
// bits of	UART control register 1 (1	UCR1)
	ucr1 uarten,	0x0 // old name
	ucr1_uen,	0x0 // NEW NAME
•equ	ucr1_doze,	0x1
•CQu	ucr1_sndbrk,	0x4
•equ	ucr1_rtsden,	0x4 0x5 // old name
•equ	ucr1_rtsdie,	0x5 // NEW NAME
•equ	ucr1_txmptyen,	0x5 // NEW NAME 0x6 // old name
•equ	ucri_txilptyell,	
•equ	ucrl_txeie,	0x6 // NEW NAME
•equ	ucr1_iren,	0x7
•equ	ucr1_rxen,	0x8
•equ	ucr1_rrdyen,	0x9 // old name
•equ	ucrl_rrdyie,	0x9 // NEW NAME
•equ	ucr1_rxf10,	0xa
•equ	ucr1_rxfl1,	0xb
•equ	ucr1_txen,	0xc
.equ	ucr1_trdyen,	0xd // old name
.equ	ucr1_trdyie,	0xd // NEW NAME
	ucr1_txf10,	0xe
•equ	ucrl_txfl1,	0xf
// hits of	UART control register 2 (1	(TCB2)
	ucr2 clksrc,	0x4
	ucr2 ws,	0x5 // old name
	ucr2_ws, ucr2_chsz,	0x5 // NEW NAME
•equ	ucr2_cn32, ucr2_stpb,	0x6
•equ	ucr2_scpb, ucr2_proe,	0x0 0x7
•equ	ucr2_pren,	0x8
•equ	ucr2 cts,	
•equ	uciz_cus,	0xc // old name 0xc // NEW NAME
•equ	ucr2_ctsd,	
•equ	ucr2_CISC,	0xD
•equ	ucr2_irts,	0xe
// bits of	UART status register (USR)
	usr rtsd,	, 0x5
	usr rrdy,	0x9
, eau	usr_trdy,	0xd
.e011	usr_rtss,	0xe
.equ	usr_txmpty,	0xf // old name
•044		



MCU Equates

Oxf // NEW NAME .equ usr txe, // bits of the UART receiver register (URX) .equ urx prerr, 0xa .equ urx brk, 0xb .equ urx frmerr, 0xc .equ urx ovrrun, 0xd 0xe .equ urx err, .equ urx charrdy, 0xf // bits of the UART test register (UTS) .equ uts loopir, 0xa .equ uts loop, 0xc .equ uts frcperr, 0xd // bits of the UART port control register (UPCR), old names 0x0 .equ uper pc0, 0x1 .equ upcr pc1, .equ upcr pc2, 0x2 0x3 uper pe3, .equ // bits of the UART port control register (UPCR), NEW NAMES 0x0 .equ upcr upc0, .equ upcr upc1, 0x1 .equ upcr upc2, 0x2 0x3 .equ upcr upc3, // bits of the UART data direction register (UDDR), old names .equ uddr pdc0, 0x0.equ uddr pdc1, 0x1 .equ uddr pdc2, 0x2 .equ uddr pdc3, 0x3// bits of the UART data direction register (UDDR), NEW NAMES .equ uddr udd0, 0x0.equ uddr udd1, 0x1 .equ uddr udd2, 0x2 .equ uddr udd3, 0x3// bits of the UART port data register (UPDR), old names .equ updr pd0, 0x0 .equ updr pd1, 0x1 .equ updr pd2, 0x2 .equ updr pd3, 0x3// bits of the UART port data register (UPDR), NEW NAMES .equ updr upd0, 0x0.equ updr upd1, 0x1 .equ updr upd2, 0x2.equ updr upd3, 0x3

Freescal

Semiconductor, Inc

đ

// QSPI equates

//==



//=======			
// QSPI BA			
.equ	qspi_base_addres	s,	0x00205000
// control	ram snli	t into 16-byte se	octions
	qspi control ram		0x00205000
	qspi control ram		0x00205010
	qspi control ram		0x00205020
	qspi control ram		0x00205030
	qspi_control_ram		0x00205040
•equ	qspi_control_ram	5 base_address,	0x00205050
•equ	qspi control ram	base_address,	0x00205060
	qspi control ram		0x00205070
•equ		/_base_duttess,	0x00203070
// data ram	, spli	t into 16-byte se	ections
	gspi_data_ram0_b		0x00205400
	qspi data ram1 b		0x00205410
	qspi data ram2 b		0x00205420
	qspi data ram3 b		0x00205430
	qspi_data_ram4_b		0x00205440
	qspi data ram5 b		0x00205450
	qspi data ram6 b		0x00205460
	qspi data ram7 b		0x00205470
·equ			01100200170
// control	register base addı	resses	
.equ	qspi regs base a	ddress,	0x00205f00
.equ	qspi_spsr_base_a	ddress,	0x00205f10
.equ	qspi_trig_base_a	ddress,	0x00205ff8
		latitua ta ami	rora bogo oddroga
	GISTERS ADDRESS re	0x00	Legs_base_ductess
	qspi_qpcr,		
	qspi_qddr,	0x02	
	qspi_qpdr,	0x04	
	qspi_spcr,	0x06	
	qspi_qcr0,	0x08	
•equ		0x0a	
	qspi_qcr2,	0x0c	
	qspi_qcr3,	0x0e	
	qspi_spsr,	0x10	
	qspi_sccr0,	0x12	
	qspi_sccr1,	0x14	
•equ	qspi_sccr2,	0x16	
_	qspi_sccr3,	0x18	
•equ	qspi_sccr4,	0x1a	
	ISTERS ADDRESS rel	latitvo to ceni ti	ria hase address
			LTY_Dase_address
	qspi_trigger0,	0x00	
	qspi_trigger1,	0x02	
	qspi_trigger2,	0x04	
•equ	qspi_trigger3,	0x06	
//BYTE ACC	FCC rolo	tive to coni roco	base address
	dspi_qpcrb,	tive to qspi_regs 0x00	p_pase_auntess
•eyu	John Thorn'		

Freescale Semiconductor, Inc.



Freescale Semiconductor, Inc.

MCU Equates

.equ .equ .equ .equ .equ .equ .equ .equ	<pre>qspi_qddrb, qspi_qpdrb, qspi_qpdrb, qspi_qcr0b, qspi_qcr0b, qspi_qcr2b, qspi_qcr3b, SS, rela qspi_spsrb, qspi_sccr0b, qspi_sccr1b, qspi_sccr2b, qspi_sccr3b,</pre>	0x06 0x08 0x0a 0x0c 0x0e tive to c 0x00 0x02 0x04 0x06	qspi_spsr_base_address
•equ	qspi_sccr4b,	0x0a	
.equ	SS, rela qspi_trigger0b, qspi_trigger1b, qspi_trigger2b, qspi_trigger3b,	0x00 0x02 0x04	gspi_trig_base_address
	_		old nomen
.equ .equ .equ .equ .equ .equ .equ .equ	<pre>qspi_qpcr_pc0, qspi_qpcr_pc1, qspi_qpcr_pc2, qspi_qpcr_pc3, qspi_qpcr_pc4, qspi_qpcr_pc5, qspi_qpcr_pc6, qspi_qpcr_pc6, qspi_qpcr_pc7, R BITS qspi_qpcr_qpc0, qspi_qpcr_qpc1, qspi_qpcr_qpc2, qspi_qpcr_qpc3, qspi_qpcr_qpc4, qspi_qpcr_qpc5,</pre>	0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7	old names NEW NAMES
.equ .equ .equ .equ .equ	<pre>qspi_qddr_pd0, qspi_qddr_pd1, qspi_qddr_pd2, qspi_qddr_pd3, qspi_qddr_pd4, qspi_qddr_pd5, qspi_qddr_pd6, qspi_qddr_pd7,</pre>	0 1 2 3 4 5 6 7	old names
// QSPI QD .equ	gspi_qddr_qdd0,	0	NEW NAMES



.equ .equ .equ	qspi_qddr_qdd1, qspi_qddr_qdd2, qspi_qddr_qdd3, qspi_qddr_qdd4, qspi_qddr_qdd5, qspi_qddr_qdd6, qspi_qddr_qdd7,	1 2 3 4 5 6 7
.equ .equ .equ .equ .equ	DR BITS // QSPI QD qspi_qpdr_d0, qspi_qpdr_d1, qspi_qpdr_d2, qspi_qpdr_d3, qspi_qpdr_d4, qspi_qpdr_d5, qspi_qpdr_d6, qspi_qpdr_d7,	DR BITS old names 0 1 2 3 4 5 6 7
.equ .equ .equ .equ .equ	DR BITS // QSPI QD qspi_qpdr_qpd0, qspi_qpdr_qpd1, qspi_qpdr_qpd2, qspi_qpdr_qpd3, qspi_qpdr_qpd4, qspi_qpdr_qpd5, qspi_qpdr_qpd6, qspi_qpdr_qpd7,	DR BITS NEW NAMES 0 1 2 3 4 5 6 7
.equ .equ .equ .equ .equ .equ .equ .equ	CR BITS dspi_spcr_dspe, dspi_spcr_doze, dspi_spcr_halt, dspi_spcr_wie, dspi_spcr_trcie, dspi_spcr_ltie, dspi_spcr_de0, dspi_spcr_de1, dspi_spcr_de2, dspi_spcr_de3, dspi_spcr_cspo10, dspi_spcr_cspo11, dspi_spcr_cspo12, dspi_spcr_cspo13, dspi_spcr_cspo14,	7 8 9 10 11 12 13 14
.equ	Rn BITS qspi_qcrn_qpn, qspi_qcrn_hmdn, qspi_qcrn_len,	0x3f // queue pointer n bits mask 14 15
// QSPI QCR .equ // QSPI SP	qspi_qcr1_trent,	0x3c0 // trigger counter mask for queue 1



Semiconductor, Inc.

Freescale

MCU Equates

•equ	dabr_abar_cora'	5
•equ	qspi_spsr_qpwf,	4
•equ	qspi_spsr_trc,	5
•equ	qspi_spsr_halta,	6
•equ	qspi_spsr_qa0,	8
•equ	qspi_spsr_qa1,	9
•equ	qspi_spsr_qa2,	10
	qspi_spsr_qa3,	
•equ	qspi_spsr_qx0,	12
•equ	qspi_spsr_qx1,	13
•equ	qspi_spsr_qx2,	
•equ	qspi_spsr_qx3,	15
.equ .equ .equ	qspi_sccrn_sckdfr qspi_sccrn_csckdr	n,14
// Timer/PW	 M	
// III(CI/IW		
//		
// base add	ress	
	tpwm base addr,	0x00206000 //MCU Timer base address
·equ	cpmin_babe_dddf/	

0

1 2

3

// register addresses relative to base

// register	addresses relative	to base	
.equ	tpwm_tpwcr,	0x0	
.equ	tpwm_tpwmr,	0x2	
.equ	tpwm_tpwsr,	0x4	
.equ	tpwm_twir,	0x6	
.equ	tpwm_toer1,	0x8	
.equ	tpwm_toer3,	0xa	
.equ	tpwm_toer4,	0xc	
.equ	tpwm_ticr1,	0xe	
.equ	tpwm_ticr2,	0x10	
.equ	tpwm_pwor,	0x12	
.equ	tpwm_tcr,	0x14 // old name	
.equ	tpwm_tcnt,	0x14 // NEW NAME	
.equ	tpwm_pwcr,	0x16 // old name	
.equ	tpwm_pwml,	0x16 // NEW NAME	
.equ	tpwm_pwcnr,	0x18 // old name	
.equ	tpwm_pwcnt,	0x18 // NEW NAME	
//tpwcr bits	5		
.equ	tpwm_tpwcr_pwdbg,	11 //TPWCR pwdbg	
.equ	tpwm_tpwcr_tdbg,	10 //TPWCR tdbg b	
.equ	tpwm_tpwcr_pwd,	9 //TPWCR pwd bit	
.equ	tpwm_tpwcr_pwe,	8 //TPWCR pwe bit	-



.equ	tpwm_tpwcr_td,	7 //TPWCR td bit
.equ	tpwm tpwcr te,	6 //TPWCR te bit
.equ	tpwm_tpwcr_pspw2,	5 //TPWCR pspw2 bit
.equ	tpwm_tpwcr_pspw1,	
.equ		3 //TPWCR pspw0 bit
.equ		2 //TPWCR pst2 bit
.equ		1 //TPWCR pst1 bit
.equ		0 //TPWCR pst0 bit
-	<i></i> - ,	-
//tpwmr bit	S	
-equ		14 //TPWMR pwc bit
	tpwm tpwmr pwp,	13 //TPWMR pwp bit
	tpwm tpwmr fo4,	12 //TPWMR fo4 bit
.equ		11 //TPWMR fo3 bit
.equ		10 //TPWMR fol bit
.equ		9 //TPWMR im21 bit
•equ		8 //TPWMR im20 bit
•equ		7 //TPWMR iml1 bit
•equ		6 //TPWMR im10 bit
•equ		5 //TPWMR om41 bit
•equ		4 //TPWMR om40 bit
•equ		3 //TPWMR om 31 bit
•equ		2 //TPWMR om 30 bit
.equ		1 //TPWMR oml1 bit
.equ		0 //TPWMR om10 bit
·cqu		
//tpwsr bit	S	
•equ		7 //TPWSR pwo bit
•equ		6 //TPWSR tov bit
•equ		5 //TPWSR pwf bit
•equ		4 //TPWSR if2 bit
.equ		3 //TPWSR if1 bit
.equ		2 //TPWSR of 4 bit
.equ		1 //TPWSR of 3 bit
.equ		0 //TPWSR of1 bit
•equ	cpmi_cpwsi_orr,	0 // HWBR OFF Bre
//twir bits	5	
•equ		7 //TWIR pwoie bit
.equ		6 //TWIR tovie bit
.equ		5 //TWIR pwfie bit
.equ		4 //TWIR if2ie bit
.equ		3 //TWIR iflie bit
.equ		2 //TWIR of 4 ie bit
•equ		1 //TWIR of 3ie bit
.equ		0 //TWIR offie bit
•cqu	Chun Cutt Otttel	

// register addresses

.equ ckctl, .equ rsr, 0x0020c000 0x0020c400



MCU Equates

•equ	emddr, emdr, gpcr,	0x0020c800 0x0020c802 0x0020cc00
.equ .equ .equ .equ .equ .equ .equ	CKCTL ckctl_ckihd, ckctl_mcs, ckctl_mcd0, ckctl_mcd1, ckctl_mcd2, ckctl_ckos, ckctl_ckoe, ckctl_ckohe, ckctl_ckohe,	0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8
	RSR rsr_exr, rsr_wdr,	0x0 0x1
.equ .equ .equ	EMDDR emddr_emdd0, emddr_emdd1, emddr_emdd2, emddr_emdd3, emddr_emdd4, emddr_emdd5,	0x0 0x1 0x2 0x3 0x4 0x5
.equ .equ .equ	EMDR emdr_emd0, emdr_emd1, emdr_emd2, emdr_emd3, emdr_emd4, emdr_emd5,	0x0 0x1 0x2 0x3 0x4 0x5
.equ .equ .equ .equ .equ .equ	GPCR gpcr_gpc0, gpcr_gpc1, gpcr_gpc2, gpcr_gpc3, gpcr_gpc4, gpcr_gpc5, gpcr_gpc6, gpcr_gpc7,	0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7

//=_____ // Keypad Port

// Keypad Port //_____

.equ kpp base address,

0x0020a000 // Module Base Address



	equ equ	kpp_kpcr, kpp_kpsr, kpp_kddr, kpp_kpdr,		0x0 0x2 0x4 0x6	 	' Port ' Data	Control Register Status Register direction Register value Register	
// // Subse	crib	er Interface Modu	le (Smar	tCard	Por	t)		
//=====								
// old i	name	S						
	equ	, ,,	, 0x0020k	000//	' Mod	lule Ba	ase Address	
.(equ	scp_simcr,	0x0		SIM	Contro	ol Register	
•	equ	scp_siacr,	0x2				ation Control Regist	
		scp_siicr,	0x4				rupt Control Registe	er
•	equ	scp_simsr,	0x6				s Register	
•	equ		0x8		SIM	Tx an	d Rx Data Register	
•	equ	scp_sipcr,	0xa		SIM	Pins (Control Register	
// NEW 1	NAMES	S						
	equ	, ,,	,0x0020k	000//	' Mod	lule Ba	ase Address	
	-							
•	equ	scp_scpcr,	0x0	- 11	SCP	Contr	ol Register	
•	equ		0x2				ation Control Regist	
•	equ	scp_scpier,	0x4				rupt Control Registe	er
•	equ	scp_scpsr,	0x6		SCP	Statu	s Register	
•	equ		0x8	- 11	SCP	Tx an	d Rx Data Register	
•	equ	scp_scppcr,	0xa	//	SCP	Pins (Control Register	
//=====								
// Exte	rnal	Interrupts						
//=====								
.(equ	wext_base_addres	s,0x0020	9000	//	Modu]	le Base Address	
				00		Tidaa	Dout Din Aggiommont	Degister
		wext_eppar, wext epddr,		0x0 0x2			Port Pin Assignment Port Data Direction	
		wext_epdur,		0x2 0x4			Port Data Register	Register
		wext_epur, wext_epfr,		0x4 0x6			Port Flag Register	
• `	Syu	were_epir,		UNU	//	Luge	TOLC I LUG TEGISTEL	
//=====								
// EIM								
//=====								
•	equ	eim_registers_ba	se_addre	ess,0x	:0020	1000	// eim base addres	3 5
// regi	ster	addresses relativ	ve to ha	se ad	dree	5		
		eim cs0 control		0x0		-		
		eim cs1 control		0x0 0x4				
		eim cs2 control		0x8				
		eim cs3 control		0xc				
•	-14							



Freescale Semiconductor, Inc.

MCU Equates

.equ	eim cs4 control	reg,	0x10	
•equ	eim cs5 control	reg,	0x14	
	eim configuratio		0x18	
-		,		
// Bits de	finitions for the	ETM CS o	configuration registers	
	eim cs csen,	0x0	// Chip select enable	
_	eim cs pa,	0x1	// Output value for CS0 only when	cson = 0
	eim cs wp,	0x1 0x2	// Write Protec	CBEII = 0
		0x2 0x3		
	eim_cs_sp,			
	eim_cs_dsz,	0x4	// Data Port Size	
	eim_cs_ebc,	0x6	<u> </u>	
•equ	eim_cs_wen,	0x7	<pre>// Determines when EB0-1 outputs a negated during a write cycle.</pre>	are
. 6011	eim cs œa,	0x8	// Determines when OE is asserted	during a
·equ		0110	read cycle.	daring a
.eau	eim cs csa,	0x9	// Chip Select Assert	
_	eim cs edc,	0xa	// Extra Dead Cycle	
	eim cs wws,	0xb	// Write Wait-State	
-	eim cs wsc,	0xc	//Wait-State Control	
•equ		UAC	//wait-blate control	
// FTM con	figuration registe	r hita d	ofinitions	
	eim cr shen,		0x0	
	eim_cr_hdb,		0x2	
	eim_cr_sprom,		0x3	
	eim_cr_spram,		0x4	
	oim ar anipor			
	eim_cr_spiper,		0x5	
	eim_cr_epen,		0x5 0x6	
.equ	eim_cr_epen,			
.equ // // Periphe		roller		
.equ	eim_cr_epen,	roller	0x6	
.equ // Periphe // .equ	eim_cr_epen, cal Interrupt Cont pic_base_address			
.equ // Periphe // .equ .equ	eim_cr_epen, ral Interrupt Cont: pic_base_address pic_isr ,	· ·	0x6	
.equ // Periphe // .equ .equ	eim_cr_epen, cal Interrupt Cont pic_base_address	· ·	0x6 0x00200000	
.equ // Periphe // .equ .equ .equ	eim_cr_epen, ral Interrupt Cont: pic_base_address pic_isr ,	e,	0x6 0x00200000 0x0	
.equ // Periphe // Periphe // .equ .equ .equ .equ	eim_cr_epen, ral Interrupt Cont. pic_base_address pic_isr , pic_normal_enabl pic_fast_enable	e,	0x6 0x00200000 0x0 0x4 0x8	
.equ // Periphe // Periphe // .equ .equ .equ .equ .equ	eim_cr_epen, ral Interrupt Cont. pic_base_address pic_isr , pic_normal_enabl pic_fast_enable pic_normal_pendi	e, , ng,	0x6 0x00200000 0x0 0x4 0x8 0xc	
.equ // Periphe // Periphe // .equ .equ .equ .equ .equ .equ	eim_cr_epen, ral Interrupt Cont. pic_base_address pic_isr , pic_normal_enabl pic_fast_enable pic_fast_pending	e, , ng,	0x6 0x00200000 0x0 0x0 0x4 0x8 0xc 0x10	
.equ // Periphe // Periphe // .equ .equ .equ .equ .equ .equ	eim_cr_epen, ral Interrupt Cont. pic_base_address pic_isr , pic_normal_enabl pic_fast_enable pic_normal_pendi	e, , ng,	0x6 0x00200000 0x0 0x4 0x8 0xc	
.equ // Periphe // Periphe // .equ .equ .equ .equ .equ .equ .equ	eim_cr_epen, cal Interrupt Cont pic_base_address pic_isr , pic_normal_enable pic_fast_enable pic_fast_pending pic_fast_pending pic_control ,	e, , ng, ,	0x6 0x00200000 0x0 0x0 0x4 0x8 0xc 0x10	
.equ // Periphe // Periphe // .equ .equ .equ .equ .equ .equ .equ	eim_cr_epen, ral Interrupt Cont. pic_base_address pic_isr , pic_normal_enabl pic_fast_enable pic_normal_pendi pic_fast_pending pic_control , the PIC registers	e, , ng, ,	0x6 0x00200000 0x0 0x4 0x8 0xc 0x10 0x14	
.equ // Periphe // Periphe // .equ .equ .equ .equ .equ .equ .equ .equ	eim_cr_epen, ral Interrupt Cont. pic_base_address pic_isr , pic_normal_enabl pic_fast_enable pic_normal_pendi pic_fast_pending pic_control , the PIC registers pic_sw0 ,	e, , ng, ,	0x6 0x00200000 0x0 0x4 0x8 0xc 0x10 0x14 0x0	
.equ // Peripher // Peripher // equ .equ	eim_cr_epen, ral Interrupt Cont. pic_base_address pic_isr , pic_normal_enabl pic_fast_enable pic_normal_pendi pic_fast_pending pic_control , the PIC registers pic_sw0 , pic_sw1 ,	e, , ng, ,	0x6 0x00200000 0x0 0x4 0x8 0xc 0x10 0x14 0x0 0x1	
.equ // Periphe // Periphe // equ .equ	<pre>eim_cr_epen, al Interrupt Cont. pic_base_address pic_isr , pic_normal_enabl pic_fast_enable pic_fast_pending pic_control , the PIC registers pic_sw0 , pic_sw1 , pic_sw2 ,</pre>	e, , ng, ,	0x6 0x00200000 0x0 0x4 0x8 0xc 0x10 0x14 0x0 0x1 0x2	
.equ // Periphe // Periphe // .equ	<pre>eim_cr_epen, al Interrupt Cont pic_base_address pic_isr , pic_normal_enabl pic_fast_enable pic_fast_enable pic_fast_pending pic_fast_pending pic_control , the PIC registers pic_sw0 , pic_sw1 , pic_sw2 , pic_int0 ,</pre>	e, , ng, ,	0x6 0x00200000 0x0 0x4 0x8 0xc 0x10 0x14 0x0 0x1 0x2 0x5	
.equ // Periphe // Periphe // equ .equ	<pre>eim_cr_epen, cal Interrupt Cont. pic_base_address pic_isr , pic_normal_enable pic_fast_enable pic_fast_pending pic_fast_pending pic_control , the PIC registers pic_sw0 , pic_sw1 , pic_sw2 , pic_int0 , pic_int1 ,</pre>	e, , ng, ,	0x6 0x00200000 0x0 0x4 0x8 0xc 0x10 0x14 0x0 0x1 0x2 0x5 0x6	
.equ // Periphe // Periphe // equ .equ	<pre>eim_cr_epen, cal Interrupt Cont: pic_base_address pic_isr , pic_normal_enable pic_fast_enable pic_fast_enable pic_control , the PIC registers pic_sw0 , pic_sw1 , pic_sw2 , pic_int0 , pic_int1 , pic_int2 ,</pre>	e, , ng, ,	0x6 0x00200000 0x0 0x4 0x8 0xc 0x10 0x10 0x14 0x0 0x1 0x2 0x5 0x6 0x7	
.equ // Periphe // Periphe // Periphe .equ	<pre>eim_cr_epen, al Interrupt Cont. pic_base_address pic_isr , pic_normal_enabl pic_fast_enable pic_normal_pendid pic_fast_pending pic_control , the PIC registers pic_sw0 , pic_sw1 , pic_sw2 , pic_int0 , pic_int1 , pic_int2 , pic_int3 ,</pre>	e, , ng, ,	0x6 0x00200000 0x0 0x4 0x8 0xc 0x10 0x10 0x14 0x0 0x1 0x2 0x5 0x6 0x7 0x8	
.equ // Peripher // Peripher // Peripher .equ	<pre>eim_cr_epen, al Interrupt Cont pic_base_address pic_isr , pic_normal_enabl pic_fast_enable pic_fast_enable pic_normal_pendi pic_fast_pending pic_control , the PIC registers pic_sw0 , pic_sw1 , pic_sw2 , pic_int0 , pic_int1 , pic_int2 , pic_int3 , pic_int4 ,</pre>	e, , ng, ,	0x6 0x00200000 0x0 0x4 0x8 0xc 0x10 0x10 0x14 0x0 0x14 0x2 0x5 0x6 0x7 0x8 0x9	
.equ // Periphe // Periphe // Periphe .equ	<pre>eim_cr_epen, al Interrupt Cont pic_base_address pic_isr , pic_normal_enabl pic_fast_enable pic_normal_pendi pic_fast_pending pic_control , the PIC registers pic_sw0 , pic_sw1 , pic_sw2 , pic_int0 , pic_int1 , pic_int2 , pic_int3 , pic_int5 ,</pre>	e, , ng, ,	0x6 0x00200000 0x0 0x4 0x8 0xc 0x10 0x10 0x14 0x0 0x1 0x2 0x5 0x6 0x7 0x8 0x9 0xa	
.equ // Periphe // Periphe // Periphe // equ .equ	<pre>eim_cr_epen, al Interrupt Cont pic_base_address pic_isr , pic_normal_enabl pic_fast_enable pic_fast_enable pic_fast_pending pic_fast_pending pic_control , the PIC registers pic_sw0 , pic_sw1 , pic_sw2 , pic_int0 , pic_int1 , pic_int2 , pic_int3 , pic_int5 , pic_int6 ,</pre>	e, , ng, ,	0x6 0x00200000 0x0 0x4 0x8 0xc 0x10 0x14 0x14 0x0 0x1 0x2 0x5 0x6 0x7 0x8 0x9 0xa 0x9 0xa 0xb	
.equ // Periphe // Periphe // Periphe // equ .equ	<pre>eim_cr_epen, al Interrupt Cont. pic_base_address pic_isr , pic_normal_enable pic_fast_enable pic_fast_enable pic_fast_pending pic_fast_pending pic_control , the PIC registers pic_sw0 , pic_sw1 , pic_sw2 , pic_int0 , pic_int1 , pic_int2 , pic_int3 , pic_int5 , pic_int7 ,</pre>	e, , ng, ,	0x6 0x00200000 0x0 0x4 0x8 0xc 0x10 0x10 0x14 0x0 0x14 0x2 0x5 0x5 0x6 0x7 0x8 0x9 0xa 0x9 0xa	
.equ // Periphe // Periphe // Periphe // equ .equ	<pre>eim_cr_epen, al Interrupt Cont pic_base_address pic_isr , pic_normal_enabl pic_fast_enable pic_fast_enable pic_fast_pending pic_fast_pending pic_control , the PIC registers pic_sw0 , pic_sw1 , pic_sw2 , pic_int0 , pic_int1 , pic_int2 , pic_int3 , pic_int5 , pic_int6 ,</pre>	e, , ng, ,	0x6 0x00200000 0x0 0x4 0x8 0xc 0x10 0x14 0x14 0x0 0x1 0x2 0x5 0x6 0x7 0x8 0x9 0xa 0x9 0xa 0xb	
.equ // Periphe // Periphe // Periphe // equ .equ	<pre>eim_cr_epen, al Interrupt Cont. pic_base_address pic_isr , pic_normal_enable pic_fast_enable pic_fast_enable pic_fast_pending pic_fast_pending pic_control , the PIC registers pic_sw0 , pic_sw1 , pic_sw2 , pic_int0 , pic_int1 , pic_int2 , pic_int3 , pic_int5 , pic_int7 ,</pre>	e, , ng, ,	0x6 0x00200000 0x0 0x4 0x8 0xc 0x10 0x10 0x14 0x0 0x14 0x2 0x5 0x5 0x6 0x7 0x8 0x9 0xa 0x9 0xa	

For More Information On This Product, Go to: www.freescale.com



.equ pic_prot ,0x19.equ pic_prot0 ,0x1a.equ pic_prot1 ,0x1b.equ pic_prot2 ,0x1c.equ pic_utx ,0x1d.equ pic_smpdint ,0x13 // old name.equ pic_smpd ,0x13 // NEW NAME	
.equ pic_smpd , 0x13 // NEW NAME	
.equ pic_urx, 0x1f	

//		
// Watchdog	1 Timer	
•equ	wdt_base_address,	0x00208000
•equ	wdt_wcr, wdt_wsr,	0x0 0x2
//// Periodic	: Interrupt Timer	
.equ	pit_base_address,	0x00207000
.equ	pit_itcsr, pit_itdr, pit_itadr,	0x0 // old names 0x2 0x4
•equ	pit_pitcsr, pit_pitml, pit_pitcnt,	0x0 // NEW NAMES 0x2 0x4
// // PSR bits //		
.equ .equ .equ .equ .equ .equ	<pre>psr_tc , psr_sc , psr_sc , psr_mm , psr_ee , psr_ic , psr_ie , psr_fe ,</pre>	0xc 0xa 0x9 0x8 0x7 0x6 0x6
-	psr_af , psr_c ,	0x1 0x0



B.2 MCU Include File

```
/*
 * DSP56651/DSP56652 C include file for M.CORE
 * Revision History:
                         1998
 * 1.0: may 28,
 */
#ifndef REDCAP H
#define REDCAP H
/* ****************
REDCAP MCU MEMORY MAP
 ***********************************
/* On-chip ROM: 16 KB starting at location 0 */
#define REDCAP MCU ROM BASE 0x0000000
#define REDCAP MCU ROM SIZE 0x00004000
/* On-chip RAM: 2KB starting at specified location */
#define REDCAP MCU RAM BASE 0x00100000
#define REDCAP MCU RAM SIZE x00000800
/* On-chip peripherals - base addresses */
#define REDCAP MCU PIC 0x00200000 /* Interrupt Controller */
#define REDCAP MCU EIM 0x00201000 /* External Interface Module */
#define REDCAP MCU MDI 0x00202000 /* MCU-DSP Interface */
#define REDCAP MCU PROT 0x00203000 /* Protocol Timer */
#define REDCAP MCU UART 0x00204000 /* UART */
#define REDCAP MCU OSPI 0x00205000 /* Queued SPI */
#define REDCAP MCU PWM 0x00206000 /* PWM/Input Capture Timers */
#define REDCAP MCU PIT 0x00207000 /* Periodic Interrupt Timer */
#define REDCAP MCU WDT 0x00208000 /* Watchdog Timer */
#define REDCAP MCU INIPINS 0x00209000 /* Interrupt Pins Control */
#define REDCAP MCU KPP 0x0020A000 /* Keypad Port */
#define REDCAP MCU SCP 0x0020B000 /* Smart Card Port */
#define REDCAP MCU CKCTL 0x0020C000 /* Clock Control Register */
#define REDCAP MCU RSR 0x0020C400 /* Reset Source Register */
#define REDCAP MCU EMULPORT 0x0020C800 /* Emulation Port Control */
#define REDCAP MCU GPCR 0x0020CC00 /* General Port Control */
/* Reserved 0x00300000 through 03fffffff */
/* External memory associated with chip Selects */
#define REDCAP MCU CSO BASE 0x40000000 /* Chip Select 0 */
#define REDCAP MCU CSO SIZE 0x01000000
#define REDCAP MCU CS1 BASE 0x41000000 /* Chip Select 1 */
#define REDCAP MCU CS1 SIZE 0x01000000
#define REDCAP MCU CS2 BASE 0x42000000 /* Chip Select 2 */
#define REDCAP MCU CS2 SIZE 0x01000000
#define REDCAP MCU CS3 BASE 0x43000000 /* Chip Select 3 */
#define REDCAP MCU CS3 SIZE 0x01000000
#define REDCAP MCU CS4 BASE 0x44000000 /* Chip Select 4 */
```



#define REDCAP MCU CS4 SIZE 0x01000000 #define REDCAP MCU CS5 BASE 0x45000000 /* Chip Select 5 */ #define REDCAP MCU CS5 SIZE 0x01000000 REDCAP Clock Control Register example usage: unsigned short *clock = (unsigned short *)REDCAP MCU CKCTL; #define REDCAP CKCTL CKIHD 0x0001 #define REDCAP CKCTL MCS 0x0002 #define REDCAP CKCTL MCD 1 0x0000 #define REDCAP CKCTL MCD 2 0x0004 #define REDCAP CKCTL MCD 4 0x0008 #define REDCAP CKCTL MCD 8 0x000C #define REDCAP CKCTL MCD 16 0x0010 #define REDCAP CKCTL CKOS 0x0020 #define REDCAP CKCTL CKOE 0x0040 #define REDCAP CKCTL CKOHE 0x0080 #define REDCAP CKCTL DCS 0x0100 /* ***************** REDCAP Reset Source Register example usage: unsigned short *reset source= (unsigned short *)REDCAP MCU RSR; #define REDCAP RSR EXR 0x0001 #define REDCAP RSR WDR 0x0002 /* ***************** REDCAP Emulation Port Control example usage: struct redcap emulport *em port= (struct redcap emulport*)REDCAP MCU EMPORT; #ifdef ASSEM #define EMU DIR 0 #define EMU DATA 2 #else struct redcap emulport { unsigned short emddr; /* em port data direction register */ volatile unsigned short emdr; /* em port data register */ }; #endif /* *****************

REDCAP General Port Control example usage:



```
unsigned short *gpcr= (unsigned short *)REDCAP MCU GPCR;
 /* ******************
 REDCAP External Interface Module
 example usage:
 struct redcap eim *eim= (struct redcap eim*)REDCAP MCU EIM;
 #ifdef ASSEM
#define EIM CSOCR 0x0
#define EIM CS1CR 0x4
#define EIM CS2CR 0x8
#define EIM CS3CR 0xc
#define EIM CS4CR 0x10
#define EIM CS5CR 0x14
#define EIM CR 0x18
#else
struct redcap eim {
 unsigned long cs0cr; /* chip select 0 control register */
 unsigned long cs1cr; /* chip select 0 control register */
 unsigned long cs2cr; /* chip select 0 control register */
 unsigned long cs3cr; /* chip select 0 control register */
 unsigned long cs4cr; /* chip select 0 control register */
 unsigned long cs5cr; /* chip select 0 control register */
 unsigned long eimcr; /* eim configuration register */
};
#endif
/* **************
REDCAP Interrupt controller
 example usage:
 struct redcap pic *pic= (struct redcap pic *)REDCAP MCU PIC;
 ************************************
#ifdef ASSEM
#define PIC ISR 0x00
#define PIC NIER 0x04
#define PIC FIER 0x08
#define PIC NIPR 0x0C
#define PIC FIPR 0x10
#define PIC ICR 0x14
#else
struct redcap pic {
 volatile unsigned long isr; /* interrupt source register*/
 unsigned long nier; /* normal interrupt enable register*/
 unsigned long fier; /* fast interrupt enable register*/
 volatile unsigned long nipr; /* normal interrupt pending register*/
 volatile unsigned long fipr; /* fast interrupt pending register*/
 unsigned long icr; /* interrupt control register*/
};
#endif
```



```
/* Bit masks which apply to isr, nier, nipr, fier, and fipr. */
#define REDCAP INT URX 0x8000000
#define REDCAP INT SMPD 0x4000000
#define REDCAP INT UTX 0x2000000
#define REDCAP INT PT2 0x1000000
#define REDCAP INT PT1 0x08000000
#define REDCAP INT PT0 0x04000000
#define REDCAP INT PIM 0x02000000
#define REDCAP INT QSPI 0x01000000
#define REDCAP INT MDI 0x00800000
#define REDCAP INT SIM 0x00400000
#define REDCAP INT TPW 0x00020000
#define REDCAP INT PIT 0x00010000
#define REDCAP INT KPD 0x00004000
#define REDCAP INT URTS 0x00002000
#define REDCAP INT INT7 0x00001000
#define REDCAP INT INT6 0x00000800
#define REDCAP INT INT5 0x00000400
#define REDCAP INT INT4 0x00000200
#define REDCAP INT INT3 0x00000100
#define REDCAP INT INT2 0x0000080
#define REDCAP INT INT1 0x00000040
#define REDCAP INT INTO 0x00000020
#define REDCAP_INT_S2 0x00000004
#define REDCAP INT S1 0x0000002
#define REDCAP INT S0 0x00000001
/* icr manipulation */
#define REDCAP ICR ENABLE 0x00008000
#define REDCAP ICR MAKE SRC(x) (((x)&0x1f)<<7)
#define REDCAP ICR MAKE VECTOR(x) ((x)&0x7f)
#define REDCAP ICR GET SRC(x) (((x)\gg7)&0x1f)
#define REDCAP ICR GET VECTOR(x) ((x) \& 0x7f)
REDCAP MCU-DSP Interface
example usage:
unsigned short *mdi shared = (unsigned short *)MDI SHARED BASE;
struct redcap mdi regs *mdi regs = (struct redcap mdi regs*)MDI REG BASE;
 /* Shared memory */
#define MDI SHARED_BASE (REDCAP_MCU_MDI+0x000)
/* Registers are at the end of the 1K space */
#define MDI REG BASE (REDCAP MCU MDI+0xFF2)
#ifdef ASSEM
#define MDI MCVR 0x2
#define MDI MCR 0x4
#define MDI MSR 0x6
#define MDI MTR1 0x8
#define MDI MTR0 0xa
#define MDI MRR1 0xc
```

#define MDI MRR0 0xe



<pre>#else struct redcap_mdi_regs { volatile unsigned short mcvr; /* command vector register,volatile MC bit */ volatile unsigned short mcr; /* control register,volatile MDIR bit */ volatile unsigned short msr; /* status register*/ unsigned short mtr1; /* transmit register 1 */ unsigned short mtr0; /* transmit register 0*/ volatile unsigned short mrr1; /* receive register 1 - read-only */ volatile unsigned short mrr0; /* receive register 0 - read-only */ }; #endif</pre>
<pre>/* mcvr register bits */ #define MCVR_NNMT 0x0001 #define MCVR_MCV0 0x0002 #define MCVR_MCV1 0x0004 #define MCVR_MCV1 0x0004 #define MCVR_MCV2 0x0010 #define MCVR_MCV4 0x0020 #define MCVR_MCV5 0x0040 #define MCVR_MCV5 0x0040 #define MCVR_MCV6 0x0080 #define MCR_MF0 0x0001 /* mcr register bits */ #define MCR_MF0 0x0001 #define MCR_MF1 0x0002 #define MCR_MF1 0x0004 #define MCR_MF1 0x0040 #define MCR_MTE1 0x1000 /* msr register bits */ #define MCR_MTE1 0x1000 #define MCR_MTE1 0x0000 /* msr register bits */ #define MCR_MTE1 0x1000 #define MCR_MTE1 0x0001 #define MCR_MTE1 0x1000 #define MCR_MTE1 0x0002 #define MCR_MTE1 0x0004 #define MCR_MTE1 0x0</pre>
/*************************************



```
#ifdef ASSEM
#define KPP KPCR 0x0
#define KPP KPSR 0x2
#define KPP KDDR 0x4
#define KPP KPDR 0x6
#else
/* this structure uses halfwords */
struct redcap kpp {
unsigned short kpcr; /* keypad control reg*/
volatile unsigned short kpsr; /* keypad status reg */
unsigned short kddr; /* keypad data dir reg */
volatile unsigned short kpdr; /* keypad data reg */
};
/* this structure uses byte addressing */
struct redcap kppb {
unsigned char kpcr col; /* keypad control reg - cols*/
unsigned char kpcr row; /* keypad control reg - rows*/
unsigned char reserved; /* byte not used*/
volatile unsigned char kpsr; /* keypad status reg */
unsigned char kddr_col; /* keypad data dir reg - cols*/
unsigned char kddr row; /* keypad data dir reg - rows*/
volatile unsigned char kpdr col; /* keypad data reg - cols*/
volatile unsigned char kpdr row; /* keypad data reg - rows*/
};
#endif
/* kpsr register bits */
#define KPSR KPKD 0x0001
* REDCAP Timer/PWM (TPWM).
example usage:
struct redcap tpwm *twpm= (struct redcap tpwm*)REDCAP MCU TPWM;
 #ifdef ASSEM
#define TPWM TPWCR 0x00
#define TPWM TPWMR 0x02
#define TPWM TPWSR 0x04
#define TPWM TWIR 0x06
#define TPWM TOCR1 0x08
#define TPWM TOCR3 0x0A
#define TPWM TOCR4 0x0C
#define TPWM TICR1 0x0E
#define TPWM TICR2 0x10
#define TPWM PWOR 0x12
#define TPWM TCR 0x14
#define TPWM PWCR 0x16
#define TPWM PWCNR 0x18
#else
struct redcap tpwm {
unsigned short tpwcr; /* control reg*/
unsigned short tpwmr; /* mode reg */
```



```
Freescale Semiconductor, Inc.
```

volatile unsigned short tpwsr; /* status reg*/ unsigned short twir; /* interrupts enable reg */ unsigned short tocr1; /* timer output compare 1*/ unsigned short tocr3; /* timer output compare 3*/ unsigned short tocr4; /* timer output compare 4*/ volatile unsigned short ticr1; /* timer input capture 1, read-only*/ volatile unsigned short ticr2; /* input capture 2*/ unsigned short pwor; /* pwm output compare */ volatile unsigned short tcr; /* timer counter register, read-only*/ unsigned short pwcr; /* pwm count register*/ volatile unsigned short pwcnr; /* pwm counter register, read-only*/ }; #endif /* tpwcr register bits */ #define TPWCR TE 0x0040 /* tpwmsr register bits */ #define TPWSR OF1 0x0001 **REDCAP** Periodic Interrupt Timer example usage: struct redcap pit *pit= (struct redcap pit *)REDCAP MCU PIT; #ifdef ASSEM #define PIT ITCSR 0 #define PIT ITDR 2 #define PIT ITADR 4 #else struct redcap pit{ volatile unsigned short itcsr; /* control and status register */ unsigned short itdr; /* data register (determines modulo) */ volatile unsigned short itadr; /* alternate data register, read-only */ }; #endif REDCAP Watchdog Timer example usage: struct redcap wdt *wdt= (struct redcap wdt *)REDCAP MCU WDT; #ifdef ASSEM #define WDT WCR 0 #define WDT WSR 2 #else struct redcap wdt{ unsigned short wcr; /* watchdog control register */ unsigned short wsr; /* watchdog service register */ **};** #endif



```
REDCAP Interrupt Pins
example usage:
 struct redcap intpins *intpins= (struct redcap intpins *)REDCAP MCU INTPINS;
 #ifdef ASSEM
#define INTPINS EPPAR 0
#define INTPINS EPDDR 2
#define INTPINS EPDR 4
#define INTPINS EPFR 6
#else
struct redcap intpins{
unsigned short eppar; /* pin assignment register */
unsigned short epddr; /* data direction register */
volatile unsigned short epdr; /* data register */
volatile unsigned short epfr; /* flag register */
};
#endif
REDCAP Smart Cart Port
example usage:
struct redcap scp *scp= (struct redcap scp *)REDCAP MCU SCP;
 #ifdef ASSEM
#define SCP SIMCR 0x0
#define SCP SIACR 0x2
#define SCP SIICR 0x4
#define SCP SIMSR 0x6
#define SCP SIMDR 0x8
#deinfe SCP SIPCR 0xA
#else
struct redcap intpins{
unsigned short simcr; /* control register */
unsigned short siacr; /* activation control register */
unsigned short siicr; /* interrupt control register */
volatile unsigned short simsr; /* status register */
volatile unsigned short simdr; /* transmit and receive data register */
volatile unsigned short sipcr; /* pins control register */
};
#endif
REDCAP UART
note: rx and tx registers are "short" (halfwords) but are lie on
 "long" (word) boundaries to support the use of ldm/stm instructions.
example usage:
unsigned long *uart rx data = (unsigned long *)UART R REG;
unsigned long *uart tx data = (unsigned long *)UART T REG;
struct redcap uart ctrl *uart ctrl= (struct redcap uart ctrl *)UART C REG;
```



```
/* receive data registers */
#define UART R REG (REDCAP MCU UART+0x00)
/* transmit data registers */
#define UART T REG (REDCAP MCU UART+0x40)
/* Control Registers */
#define UART C REG (REDCAP MCU UART+0x80)
#ifdef ASSEM
#define UART UCR1 0x0
#define UART UCR2 0x2
#define UART UBRG 0x4
#define UART USR 0x6
#define UART UTS 0x8
#define UART UPCR 0xa
#define UART UDDR 0xc
#define UART UPDR 0xe
#else
struct redcap uart ctrl{
 unsigned short ucr1; /* control register 1 */
 unsigned short ucr2; /* control register 2 */
 unsigned short ubrg; /* baud-rate-generator register */
 volatile unsigned short usr; /* status register */
 unsigned short uts; /* test register */
 unsigned short upcr; /* port control register */
 unsigned short uddr; /* port data direction register */
 volatile unsigned short updr; /* port data register */
};
#endif
REDCAP OSPI
 example usage:
 unsigned short *qspi control ram = (unsigned short *)QSPI C RAM;
 unsigned short *qspi data ram = (unsigned short *)QSPI D RAM;
 struct redcap qspi c req *qspi ctrl = (struct redcap qspi c req*)QSPI C REG;
 struct redcap qspi t reg *qspi trigs = (struct
redcap qspi t req*)QSPIDCAP T REG;
 /* control ram */
#define QSPI C RAM (REDCAP MCU QSPI+0x000)
/* data ram */
#define QSPI D RAM (REDCAP MCU QSPI+0x400)
/* Control Registers */
#define QSPI C REG (REDCAP MCU UART+0xf00)
/* Manual Trigger Registers */
#define QSPI T REG (REDCAP MCU UART+0xff8)
#ifdef ASSEM
/* control registers */
#define QSPI QPCR 0x00
#define QSPI QDDR 0x02
#define QSPI QPDR 0x04
#define QSPI SPCR 0x06
```



```
#define OSPI OCR0 0x08
#define QSPI QCR1 0x0a
#define QSPI QCR2 0x0c
#define QSPI QCR3 0x0e
#define OSPI SPSR 0x10
#define QSPI SCCR0 0x12
#define QSPI SCCR1 0x14
#define QSPI SCCR2 0x16
#define QSPI SCCR3 0x18
#define QSPI SCCR4 0x1a
/* trigger registers */
#define QSPI TRIG0 0x0
#define QSPI TRIG1 0x2
#define QSPI TRIG2 0x4
#define QSPI TRIG3 0x6
#else
struct redcap qspi c reg{
 unsigned short qpcr; /* port control register */
unsigned short qddr; /* port data direction register */
volatile unsigned short qpdr /* port data register */
 unsigned short spcr; /* spi control register */
 volatile unsigned short qcr0; /* queue control register 0 */
 volatile unsigned short qcr1; /* queue control register 1 */
volatile unsigned short qcr2; /* queue control register 2 */
 volatile unsigned short qcr3; /* queue control register 3 */
 volatile unsigned short spsr; /* spi status register */
unsigned short sccr0; /* serial channel control register 0 */
unsigned short sccr1; /* serial channel control register 1 */
 unsigned short sccr2; /* serial channel control register 2 */
unsigned short sccr3; /* serial channel control register 3 */
unsigned short sccr4; /* serial channel control register 4 */
};
struct redcap qspi t reg{
 unsigned short trig0; /* trigger for queue 0 */
unsigned short trig1; /* trigger for queue 1 */
 unsigned short trig2; /* trigger for queue 2 */
 unsigned short trig3; /* trigger for queue 3 */
};
#endif
REDCAP Protocol Timer
 example usage:
 unsigned short *event table = (unsigned short *)PROT ET BASE;
 struct redcap prot ctrl *prot ctrl = (struct redcap prot ctrl *)PROT C REG BASE;
 /* event table base address */
#define PROT ET BASE (REDCAP MCU PROT+0x000)
/* control registers base address*/
#define PROT C REG BASE (REDCAP MCU PROT+0x800)
```

#ifdef _ASSEM
#define PROT_TCTR 0x00



DSP Equates

#define PROT TIER 0x02 #define PROT TSTR 0x04 #define PROT TEVR 0x06 #define PROT TIPR 0x08 #define PROT CTIC 0x0A #define PROT CTIPR 0x0C #define PROT CFC 0x0E #define PROT CFPR 0x10 #define PROT RSC 0x12 #define PROT RSPR 0x14 #define PROT PDPAR 0x16 #define PROT PDDR 0x18 #define PROT PDDAT 0x1A #define PROT FTPTR 0x1C #define PROT RTPTR 0x1E #define PROT FTBAR 0x20 #define PROT RTBAR 0x22 #define PROT DTPTR 0x24 #else struct redcap prot ctrl{ unsigned short tctr; /* timer control register */ unsigned short tier; /* timer interrupt enable register */ volatile unsigned short tstr; /* timer status register */ volatile unsigned short tevr; /* timer event register */ unsigned short tipr; /* time interval prescaler register */ volatile unsigned short ctic; /* channel time internal counter */ unsigned short ctipr; /* channel time interval preload regiser */ volatile unsigned short cfc; /* channel frame counter */ unsigned short cfpr; /* channel frame preload register */ volatile unsigned short rsc; /* reference slot counter */ unsigned short rspr; /* reference slot preload register */ unsigned short popar; /* port d pin assignment register */ unsigned short pddr; /* port d direction register */ volatile unsigned short pddat; /* port d data register */ volatile unsigned short ftptr; /* frame table pointer register */ volatile unsigned short rtptr; /* receive/transmit macro tables pointer register*/ unsigned short ftbar; /* frame table base address register */ unsigned short rtbar; /* receive/tranmit macro tables base address register */ volatile unsigned short dtptr; /* delay table pointer register */ **};** #endif

#endif

B.3 DSP Equates

; DSP Equates for DSP56651/DSP56652



```
; Revision History:
; 1.0: may 28 1998
; Register Addresses for IPR register
M IPRC EQU $FFFF ; Interrupt Priority Register Core
M IPRP EQU $FFFE ; Interrupt Priority Register Peripheral
; Register Addresses of PLL
M PCTLO EQU $FFFD ; PLL Control Register 0
M PCTL1 EQU $FFFC ; PLL Control Register 1
; PLL Control Register 0 (PCTL0)
M MF EQU $0FFF ; Multiplication Factor Bits Mask (MF0-MF11)
M PD EQU $F000 ; PreDivider Factor Bits Mask (PD3-PD0)
M PD03 EQU $F000 ; PreDivider Factor Bits Mask (PD3-PD0)
; PLL Control Register 1 (PCTL1)
M PD46 EQU $0E00 ; PreDivider Factor Bits Mask (PD6-PD4)
M DF EQU $7; Division Factor Bits Mask (DF0-DF2)
M XTLR EQU 3 ; XTAL Range select bit
M XTLD EQU 4 ; XTAL Disable Bit
M PSTP EQU 5 ; STOP Processing State Bit
M PEN EQU 6 ; PLL Enable Bit
M PCOD EQU 7 ; PLL Clock Output Disable Bit
; Register Addresses Of BIU
M BCR EQU $FFFA ; Bus Control Register <-- not used in this device
M IDR EQU $FFF9 ; ID Register
; Register Addresses Of PATCH
M PAO EQU $FFF8 ; Patch Address Register 0
M PA1 EQU $FFF7 ; Patch Address Register 1
M PA2 EQU $FFF6 ; Patch Address Register 2
M PA3 EQU $FFF5 ; Patch Address Register 3
; Register Addresses Of BPMR
M BPMRG EQU $FFF4 ; BPMRG Register
M BPMRL EQU $FFF3 ; BPMRL Register
M_BPMRH EQU $FFF2 ; BPMRH Register
```

```
Freescale Semiconductor, Inc.
```

;



Semiconductor, Inc

đ

eescal

DSP Equates

; EQUATES for SR and OMR ; ; control and status bits in SR M C EQU 0 ; Carry M V EQU 1 ; Overflow M Z EQU 2 ; Zero M N EQU 3 ; Negative M U EQU 4 ; Unnormalized M E EQU 5 ; Extension M L EQU 6 ; Limit M S EQU 7 ; Scaling Bit M IO EQU 8 ; Interupt Mask Bit 0 M_I1 EQU 9 ; Interupt Mask Bit 1 M S0 EQU 10 ; Scaling Mode Bit 0 M S1 EQU 11 ; Scaling Mode Bit 1 M FV EQU 12 ; DO-Forever Flag M SM EQU 13 ; Arithmetic Saturation M RM EQU 14 ; Rounding Mode M LF EQU 15 ; DO-Loop Flag ; control and status bits in OMR M MA EQU 0 ; Operating Mode A M MB EQU 1 ; Operating Mode B M_MC EQU 2 ; Operating Mode C M MD EQU 3 ; Operating Mode D M EBD EQU 4 ; External Bus Disable bit in OMR M PCD EQU 5 ; PC relative logic disable M SD EQU 6 ; Stop Delay M XYS EQU 8 ; Stack Extention space select M EUN EQU 9 ; Extended Stack Underflow Flag M EOV EQU 10 ; Extended Stack Overflow Flag M WRP EQU 11 ; Extended Stack Wrap Flag M SEN EQU 12 ; Stack Extended Enable M ATE EQU 15 ; Address Tracing Enable bit in OMR. ; EQUATES for MDI ; ; MDI SHARED MEMORY BASE equ \$1c00

MDI_IO_BASE equ \$ff80 MDR_IRQ_BASE equ \$60

; WMDI DSP-side registers

DRR0 equ MDI_IO_BASE+\$f ;DSP-side receive register 0



DRR1 equ MDI IO BASE+\$e ;DSP-side receive register 1 DIRO equ MDI IO BASE+\$d ;DSP-side transmit register 0 DIR1 equ MDI IO BASE+\$c ;DSP-side transmit register 1 DSR equ MDI IO BASE+\$b ;DSP-side status register DCR equ MDI IO BASE+\$a ;DSP-side control register ; WMDI DSP-side Status Register (DSR) bits DF0 equ 0 ;DSP-side Flag 0 DF1 equ 1 ;DSP-side Flag 1 DF2 equ 2 ;DSP-side Flag 2 DEP equ 4 ;DSP Event Pending MPMO equ 5 ;MCU Power Mode bit 0 MPM1 equ 6 ;MCU Power Mode bit 1 DWSC equ 7 ;DSP Wake from Stop interrupt Clear MCP equ 8 ;MCU Command Pending DTIC equ 9 ;DSP Protocol Timer Interrupt clear DGIR1 equ 10 ;DSP General Interrupt Request 1 bit DGIRO equ 11 ;DSP General Interrupt Request 0 bit DRF1 equ 12 ;DSP Receive register 1 Full DRF0 equ 13 ;DSP Receive register 0 Full DTE1 equ 14 ;DSP Transmit register 1 Empty DTE0 equ 15 ;DSP Transmit register 0 Empty ; WMDI DSP-side Control Register (DCR) bits DMF0 equ 0 ;DSP-side MCU messaging flag 0 DMF1 equ 1 ;DSP-side MCU messaging flag 1 DMF2 equ 2 ;DSP-side MCU messaging flag 2 MCIE equ 8 ;MCU Command Interrupt Enable DRIE1 equ 12 ;DSP Recieve 1 Interrupt Enable DRIE0 equ 13 ;DSP Recieve 0 Interrupt Enable DTIE1 equ 14 ;DSP Transmit 1 Interrupt Enable DTIE0 equ 15 ;DSP Transmit 0 Interrupt Enable EQUATES for Base Band Port (BBP) ; ; Register Addresses of BBP BBP PCRB EQU \$FFAF ; BBP Port Control Register BBP PRRB EQU \$FFAE ; BBP GPIO Direction Register BBP PDRB EQU \$FFAD ; BBP GPIO Data Register BBP TXB EQU \$FFAC ; BBP Transmit Data Register BBP TSRB EQU \$FFAB ; BBP Time Slot Register BBP RXB EQU \$FFAA ; BBP Receive Data Register BBP SSISRB EQU \$FFA9 ; BBP Status Register BBP CRCB EQU \$FFA8 ; BBP Control Register C

Equates and Header Files

BBP CRBB EQU \$FFA7 ; BBP Control Register B



Semiconductor, Inc

0

eescal

DSP Equates

BBP CRAB EQU \$FFA6 ; BBP Control Register A BBP TCRB EQU \$FFA5 ; BBP Tran. Frame Preload counter BBP RCRB EQU \$FFA4 ; BBP Rec. Frame Preload counter ; BBP Control Register A Bit Flags BBP PSR EQU 15 ; Prescaler Range BBP DC EQU \$1F00 ; Frame Rate Divider Control Mask (DC0-DC7) BBP WL EQU \$6000 ; Word Length Control Mask (WLO-WL7) ; BBP Control register B Bit Flags BBP OF EQU \$3 ; Serial Output Flag Mask BBP OFO EQU 0 ; Serial Output Flag 0 BBP OF1 EQU 1 ; Serial Output Flag 1 BBP TCE EQU 4 ; BBP Tr Frame Cnt enable BBP RCE EQU 5 ; BBP Rc Frame Cnt enable BBP TCIE EQU 6 ; BBP Tr Frame RO enable BBP RCIE EQU 7 ; BBP Rc Frame RO enable BBP_TE EQU 8 ; BBP Transmit Enable BBP RE EQU 9 ; BBP Receive Enable BBP TIE EQU 10 ; BBP Transmit Interrupt Enable BBP RIE EQU 11 ; BBP Receive Interrupt Enable BBP TLIE EQU 12 ; BBP Transmit Last Slot Interrupt Enable BBP RLIE EQU 13 ; BBP Receive Last Slot Interrupt Enable BBP TEIE EQU 14 ; BBP Transmit Error Interrupt Enable BBP REIE EQU 15 ; BBP Receive Error Interrupt Enable ; BBP Control Register C Bit Flags BBP SYN EQU 0 ; Sync/Async Control BBP MOD EQU 1 ; BBP Mode Select BBP SCD EQU \$1C ; Serial Control Direction Mask BBP SCD0 EQU 2 ; Serial Control 0 Direction BBP SCD1 EQU 3 ; Serial Control 1 Direction BBP SCD2 EQU 4 ; Serial Control 2 Direction BBP SCKD EQU 5 ; Clock Source Direction BBP CKP EQU 6 ; Clock Polarity BBP SHFD EQU 7 ; Shift Direction BBP FSL EQU \$3000 ; Frame Sync Length Mask (FSLO-FSL1) BBP FSLO EQU 12 ; Frame Sync Length 0 BBP FSL1 EQU 13 ; Frame Sync Length 1 BBP FSR EQU 14 ; Frame Sync Relative Timing BBP FSP EQU 15 ; Frame Sync Polarity ; BBP Status Register Bit Flags BBP IF EQU \$3 ; Serial Input Flag Mask BBP IFO EQU 0 ; Serial Input Flag 0 BBP IF1 EQU 1 ; Serial Input Flag 1 BBP TFS EQU 2 ; Transmit Frame Sync Flag BBP RFS EQU 3 ; Receive Frame Sync Flag BBP TUE EQU 4 ; Transmitter Underrun Error FLag

B-36



BBP_ROE EQU 5 ; Receiver Overrun Error Flag BBP_TDE EQU 6 ; Transmit Data Register Empty BBP_RDF EQU 7 ; Receive Data Register Full

; ; EQUATES for Serial Audio Port (SAP) ;

; Register Addresses Of SAP

SAP_PCRA EQU \$FFBF ; SAP Port Control Register SAP_PRA EQU \$FFBE ; SAP GPIO Direction Register SAP_PDRA EQU \$FFBD ; SAP GPIO Data Register SAP_TXA EQU \$FFBC ; SAP Transmit Data Register SAP_TSRA EQU \$FFBB ; SAP Time Slot Register SAP_RXA EQU \$FFBB ; SAP Receive Data Register SAP_SSISRA EQU \$FFB9 ; SAP Receive Data Register SAP_CRCA EQU \$FFB8 ; SAP Control Register C SAP_CRBA EQU \$FFB7 ; SAP Control Register B SAP_CRAA EQU \$FFB6 ; SAP Control Register A SAP_TCLR EQU \$FFB5 ; SAP Timer Preload register SAP_TCLR EQU \$FFB4 ; SAP Timer count register

; SAP Control Register A Bit Flags

SAP_PSR EQU 15 ; Prescaler Range SAP_DC EQU \$1F00 ; Frame Rate Divider Control Mask (DC0-DC7) SAP_WL EQU \$6000 ; Word Length Control Mask (WL0-WL7)

; SAP Control register B Bit Flags

SAP_OF EQU \$3 ; Serial Output Flag Mask SAP_OF0 EQU 0 ; Serial Output Flag 0 SAP_OF1 EQU 1 ; Serial Output Flag 1 SAP_TCE EQU 2 ; SAP Timer enable SAP_TE EQU 8 ; SAP Transmit Enable SAP_RE EQU 9 ; SAP Receive Enable SAP_TIE EQU 10 ; SAP Transmit Interrupt Enable SAP_RIE EQU 11 ; SAP Receive Interrupt Enable SAP_TLIE EQU 12 ; SAP Transmit Last Slot Interrupt Enable SAP_RLIE EQU 13 ; SAP Receive Last Slot Interrupt Enable SAP_TEIE EQU 14 ; SAP Transmit Error Interrupt Enable SAP_REIE EQU 15 ; SAP Receive Error Interrupt Enable

; SAP Control Register C Bit Flags

SAP_SYN EQU 0 ; Sync/Async Control SAP MOD EQU 1 ; SAP Mode Select



DSP Equates

```
SAP SCD EQU $1C ; Serial Control Direction Mask
SAP SCD0 EQU 2 ; Serial Control 0 Direction
SAP SCD1 EQU 3 ; Serial Control 1 Direction
SAP SCD2 EQU 4 ; Serial Control 2 Direction
SAP SCKD EQU 5 ; Clock Source Direction
SAP CKP EQU 6 ; Clock Polarity
SAP SHFD EQU 7 ; Shift Direction
SAP BRM EQU 8 ; Binary Rate Multiplier (BRM) enable
SAP FSL EQU $3000 ; Frame Sync Length Mask (FSLO-FSL1)
SAP_FSL0 EQU 12 ; Frame Sync Length 0
SAP FSL1 EQU 13 ; Frame Sync Length 1
SAP FSR EQU 14 ; Frame Sync Relative Timing
SAP FSP EQU 15 ; Frame Sync Polarity
; SAP Status Register Bit Flags
SAP IF EQU $3 ; Serial Input Flag Mask
SAP IFO EQU 0 ; Serial Input Flag 0
SAP IF1 EQU 1 ; Serial Input Flag 1
SAP TFS EQU 2 ; Transmit Frame Sync Flag
SAP_RFS EQU 3 ; Receive Frame Sync Flag
SAP TUE EQU 4 ; Transmitter Underrun Error FLag
SAP ROE EQU 5 ; Receiver Overrun Error Flag
SAP TDE EQU 6 ; Transmit Data Register Empty
SAP RDF EQU 7 ; Receive Data Register Full
;
;
; EQUATES for Exception Processing
;
;
 if @DEF(I VEC)
 ; leave user definition as it is.
else
I VEC equ $0
endif
;-
; Non-Maskable interrupts
;
I_RESET EQU I_VEC+$00 ; Hardware RESET
I STACK EQU I VEC+$02 ; Stack Error
I ILL EQU I VEC+$04 ; Illegal Instruction
I DBG EQU I VEC+$06 ; Debug Request
I TRAP EQU I VEC+$08 ; Trap
; Interrupt Request Pins
I IRQA EQU I VEC+$10 ; IRQA
I IRQB EQU I VEC+$12 ; IRQB - from DSP_IRQ pin
I IRQC EQU I VEC+$14 ; IRQC - from MDI wake up from stop
```



;-

I_IRQD EQU I_VEC+\$16 ; IRQD - from Protocol Timer wake from stop

; Protocol Timer Interrupts

· ·
; I_PT_CVR0 EQU I_VEC+\$20 ; Protocol Timer CVR0 I_PT_CVR1 EQU I_VEC+\$22 ; Protocol Timer CVR1 I_PT_CVR2 EQU I_VEC+\$24 ; Protocol Timer CVR2 I_PT_CVR3 EQU I_VEC+\$26 ; Protocol Timer CVR3 I_PT_CVR4 EQU I_VEC+\$28 ; Protocol Timer CVR4 I_PT_CVR5 EQU I_VEC+\$28 ; Protocol Timer CVR5 I_PT_CVR6 EQU I_VEC+\$2C ; Protocol Timer CVR6 I_PT_CVR7 EQU I_VEC+\$2E ; Protocol Timer CVR7 I_PT_CVR8 EQU I_VEC+\$30 ; Protocol Timer CVR8 I_PT_CVR9 EQU I_VEC+\$32 ; Protocol Timer CVR9 I_PT_CVR10 EQU I_VEC+\$32 ; Protocol Timer CVR9 I_PT_CVR10 EQU I_VEC+\$34 ; Protocol Timer CVR10 I_PT_CVR11 EQU I_VEC+\$36 ; Protocol Timer CVR11 I_PT_CVR12 EQU I_VEC+\$38 ; Protocol Timer CVR12 I_PT_CVR13 EQU I_VEC+\$3A ; Protocol Timer CVR13
I_PT_CVR14 EQU I_VEC+\$3C ; Protocol Timer CVR14
I_PT_CVR15 EQU I_VEC+\$3E ; Protocol Timer CVR15
, CAD Interrupts
; SAP Interrupts ;
I SAP RD EQU I VEC+\$40 ; SAP Receive Data
I SAP RDE EQU I VEC+\$42 ; SAP Receive Data With Exception Status
I SAP RLS EQU I VEC+\$44 ; SAP Receive last slot
I_SAP_TD EQU I_VEC+\$46 ; SAP Transmit data
I SAP TDE EQU I VEC+\$48 ; SAP Transmit Data With Exception Status
I SAP TLS EQU I VEC+\$4A ; SAP Transmit last slot
I SAP TRO EQU I VEC+\$4C ; SAP Timer counter roll-over
I_SAP_IRO EQU I_VECTO4C ; SAP IIIIEL COURCEL TOIL-OVEL
;; BBP Interrupts
·
I_BBP_RD EQU I_VEC+\$50 ; BBP Receive Data
I_BBP_RDE EQU I_VEC+\$52 ; BBP Receive Data With Exception Status
I BBP RLS EQU I VEC+\$54 ; BBP Receive last slot
I BBP RRO EQU I VEC+\$56 ; BBP Receive Frame rolls over
I_BBP_TD EQU I_VEC+\$58 ; BBP Transmit data
I_BBP_TDE EQU I_VEC+\$5A ; BBP Transmit Data With Exception Status
I BBP TLS EQU I VEC+\$5C ; BBP Transmit last slot
I BBP TRO EQU I VEC+\$5E ; BBP Transmit Frame rolls over
;
; MDI DSP-side interrupts
'
I MDI MCU EQU I VEC+\$60 ; MDI MCU default command vector
I_MDI_RR0 EQU I_VEC+\$62 ; MDI Receive Register 0 interrupt
I MUL RRU KUL I VKC+S67 • MUL Receive Register () internint



Freescale Semiconductor, Inc.

DSP Equates

I_MDI_TR1 EQU I_VEC+\$68 ; MDI Transmit Register 1 interrupt

; INTERRUPT ENDING ADDRESS

;------I_INIEND EQU I_VEC+\$FF ; last address of interrupt vector space



Appendix C Boundary Scan Register

This appendix provides detailed information on the Boundary Scan Register (BSR), including bit descriptions and the Boundary Scan Description Language (BSDL) listing for the DSP56652 in the 196-pin Plastic Ball Grid Array (PBGA) package.

C.1 BSR Bit Definitions

Table C-1 is a list of the BSR bit definitions.

Bit # Pin Name Pin Type **Cell Type** Bit # **Pin Name** Pin Type Cell Type DSP DE COLUMN4 0 40 control control DSP_DE 41 COLUMN4 data 1 input/output data input/output 2 ROW7 control 42 **COLUMN3** control 3 ROW7 input/output data 43 COLUMN3 input/output data 4 ROW6 control 44 COLUMN2 control 5 ROW6 input/output data 45 COLUMN2 input/output data ROW5 COLUMN1 6 control 46 control ROW5 47 COLUMN1 7 input/output data input/output data ROW4 **COLUMNO** 8 control 48 control 9 **COLUMNO** ROW4 input/output data 49 input/output data 10 ROW3 control 50 STO output data ROW3 data 51 RESET IN 11 input/output input data 52 12 ROW₂ control RESET_OUT output data ROW2 13 data 53 BMODE data input/output input ROW1 14 control 54 SIMRESET control 15 ROW1 input/output data 55 SIMRESET input/output data 16 ROW0 56 control SENSE control 17 ROW0 input/output data 57 SENSE input/output data 18 INT7 control 58 SIMDATA control INT7 59 19 input/output data SIMDATA input/output data 20 INT6 60 PWR EN control control -21 INT6 control 61 PWR EN input/output data 22 INT5 control 62 SIMCLK control 23 INT5 data 63 SIMCLK data input/output input/output 24 INT4 control 64 DATA15 input/output data 25 INT4 input/output data 65 DATA14 input/output data 26 INT3 control 66 DATA13 data input/output 27 INT3 input/output data 67 DATA12 input/output data 28 INT2 68 control DATA11 input/output data 29 INT2 DATA10 input/output data 69 input/output data 30 INT1 control 70 DATA9 input/output data 71 DATA8 31 INT1 input/output data input/output data INT0 32 control 72 DATA[15:8] control INT0 data 33 input/output 73 DATA[7:0] control 74 DATA7 34 COLUMN7 control input/output data 75 35 COLUMN7 data DATA6 input/output data input/output DATA5 36 COLUMN6 control 76 input/output data DATA4 37 COLUMN6 input/output data 77 input/output data COLUMN5 78 DATA3 38 control input/output data 39 COLUMN5 input/output data 79 DATA2 input/output data

Table C-1. BSR Bit Definitions



Bit #	Pin Name	Pin Type	Cell Type	Bit #	Pin Name	Pin Type	Cell Type
80	DATA1	input/output	data	120	ADDR21	output	data
81	DATA0	input/output	data	121	TOUT0	-	control
82	CS5	output	data	122	TOUT0	input/output	data
83	CS4	output	data	123	TOUT1	-	control
84	CS3	output	data	124	TOUT1	input/output	data
85	CS2	output	data	125	TOUT2	-	control
86	R/W	-	control	126	TOUT2	input/output	data
87	EB0,EB1	-	control	127	TOUT3	-	control
88	CS1	output	data	128	TOUT3	input/output	data
89	CS0	output	data	129	TOUT4	-	control
90	R/W	input/output	data	130	TOUT4	input/output	data
91	OE	output	data	131	TOUT5	-	control
92	СКО	output	data	132	TOUT5	input/output	data
96	СКОН	output	data	133	TOUT6	-	control
94	CKIL	input	data	134	TOUT6	input/output	data
95	EB0	input/output	data	135	TOUT7	-	control
96	EB1	input/output	data	136	TOUT7	input/output	data
97	ADDR0	input/output	data	137	SPICS4	-	control
98	ADDR1	input/output	data	138	SPICS4	input/output	data
99	ADDR2	input/output	data	139	SPICS3	-	control
100	ADDR3	input/output	data	140	SPICS3	input/output	data
101	ADDR[7:0]	-	control	141	SPICS2	-	control
102	ADDR4	input/output	data	142	SPICS2	input/output	data
103	ADDR5	input/output	data	143	SPICS1	-	control
104	ADDR6	input/output	data	144	SPICS1	input/output	data
105	ADDR7	input/output	data	145	SPICS0	-	control
106	ADDR8	input/output	data	146	SPICS0	input/output	data
107	ADDR9	input/output	data	147	SCK	-	control
108	ADDR10	input/output	data	148	SCK	input/output	data
109	ADDR11	input/output	data	149	MISO	-	control
110	ADDR12	input/output	data	150	MISO	input/output	data
111	ADDR13	input/output	data	151	MOSI	-	control
112	ADDR14	input/output	data	152	MOSI	input/output	data
113	ADDR15	input/output	data	153	DSP_IRQ	input	data
114	ADDR[19:8]	-	control	154	SCKB	-	control
115	ADDR16	input/output	data	155	SCKB	input/output	data
116	ADDR17	input/output	data	156	SCB0	-	control
117	ADDR18	input/output	data	157	SCB0	input/output	data
118	ADDR19	input/output	data	158	SCB1	-	control
119	ADDR20	output	data	159	SCB1	input/output	data

Table C-1. BSR Bit Definitions



Bit #	Pin Name	Pin Type	Cell Type	Bit #	Pin Name	Pin Type	Cell Type
160	SCB2	-	control	179	PSTAT3	input/output	data
161	SCB2	input/output	data	180	PSTAT2	-	control
162	SRDB	-	control	181	PSTAT2	input/output	data
163	SRDB	input/output	data	182	PSTAT1	-	control
164	STDB	-	control	183	PSTAT1	input/output	data
165	STDB	input/output	data	184	PSTAT0	-	control
166	SCA2	-	control	185	PSTAT0	input/output	data
167	SCA2	input/output	data	186	SIZ1	-	control
168	SCA1	-	control	187	SIZ1	input/output	data
169	SCA1	input/output	data	188	SIZ0	-	control
170	SCA0	-	control	189	SIZ0	input/output	data
171	SCA0	input/output	data	190	CTS	-	control
172	SCKA	-	control	191	CTS	input/output	data
173	SCKA	input/output	data	192	RTS	-	control
174	SRDA	-	control	193	RTS	input/output	data
175	SRDA	input/output	data	194	RX	-	control
176	STDA	-	control	195	RX	input/output	data
177	STDA	input/output	data	196	ТХ	-	control
178	PSTAT3	-	control	197	ТХ	input/output	data

Table C-1.	BSR Bit Definitions
------------	----------------------------

C.2 Boundary Scan Description Language

The following is a listing of the DSP56652 Boundary Scan Description Language.

```
-- MOTOROLA SSDT JTAG SOFTWARE
-- BSDL File Generated: Sun Feb 23 11:09:20 1997
-- Revision History:
entity DSP56652 is
       generic (PHYSICAL PIN MAP : string := "PBGA196");
       port (
               TRST_B:
                             in
                                    bit;
                  TCK:
                             in
                                    bit;
                  TMS:
                             in
                                    bit;
                  TDI:
                             in
                                    bit;
```

DSP56652 User's Manual



	TDO:	out	bit;		
	ADDR:	inout	bit_vector(0	to	19):
	DATA:	inout	bit vector(0		
	RW B:	inout	bit;		
	EB B:	inout	bit_vector(0	to	1):
	OE B:	buffer	bit;		-,,
	INT:	inout	bit_vector(0	to	7):
DSP	IRQ B:	in	bit;		.,,
	CSB:	buffer	bit vector(0	to	4):
	CKIH:	linkage			-,,
	CKIL:	in	bit;		
	CKO:		bit;		
	CKOH:	buffer	•		
	BMODE:		bit;		
RESET		buffer			
	IN B:	in	bit;		
	STO:	buffer			
MU	X CTL:	linkage	•		
	PCAP:	linkage			
	PVCC:	linkage			
	PGND:	linkage	-		
	P1GND:	linkage			
	SIZ:	inout	-	to	1);
	PSTAT:	inout	bit vector(0		
	DE B:	linkage			,.
	DE B:	inout			
	TEST:	linkage	bit;		
С	OLUMN:		bit_vector(0	to	7);
	ROW:	inout	bit vector(0		
inout	bit;		_ `		,.
	RX:	inout	bit;		
	RTS B:	inout	bit;		
	CTS B:	inout	bit;		
	TOUT:	inout	<pre>bit_vector(0</pre>	to	7);
	STDA:	inout	bit;		
	SRDA:	inout	bit;		
	SCKA:	inout	bit;		
	SCA:	inout	bit vector(0	to	2);
	STDB:	inout	bit;		
	SRDB:	inout	bit;		
	SCKB:	inout	bit;		
	SCB:	inout	<pre>bit_vector(0</pre>	to	2);
	MOSI:	inout	bit;		
	MISO:	inout	bit;		
	SCK:	inout	bit;		
	SPICS:	inout	<pre>bit_vector(0</pre>	to	4);
S	SIMCLK:	inout	bit;		
	SENSE:	inout	bit;		
SI	MDATA:	inout	bit;		
SIMRE	SET_B:	inout	bit;		
P	WR_EN:	inout	bit;		
	AVDD:	linkage	<pre>bit_vector(0</pre>	to	1);
	AGND:	linkage	<pre>bit_vector(0</pre>	to	1);
	CVDD:	linkage	bit;		
	CGND:	linkage	bit;		
	DVDD:	linkage	bit;		

TX:

Motorola

Boundary Scan Register



	DGND:	linkage b	
	EVDD:	linkage b	•
	EGND:	linkage b	
	FVDD:	linkage b	
	FGND:	linkage b	
	GVDD:	-	pit_vector(0 to 1);
	GGND:	linkage b	pit_vector(0 to 1);
	HVDD:	linkage b	pit;
	HGND:	linkage b	pit;
	KVDD:	linkage b	
	KGND:	linkage b	pit;
	BVDD:	linkage b	pit;
	BGND:	linkage b	pit;
	QVCC:	linkage b	pit_vector(0 to 3);
	QVCCH:	linkage b	pit_vector(0 to 3);
	QGND:	linkage b	pit_vector(0 to 3);
	CS5:	buffer k	pit;
RES	ERVED:	linkage b	pit;
A	DDR20:	buffer b	pit;
A	DDR21:	buffer b	pit);
use STD_11	49_1_1994.all;	;	
attribute COMPONEN	T_CONFORMANCE	of DSP566	552: entity is
"STD_1149_	1_1993" ;	complies	with Std. 1149.1a-1993
attribute PIN MAP	of DSP56652 :	entity i	s PHYSICAL PIN_MAP;
constant PBGA196 :			
"A	DDR20:	A2, " &	
יד"	OUT:	(A3, C4, E	84, A4, D5, C5, A5, B5), " &
"S			E6, D6, A6), " &
"H		A7, "&	
"Q	VCCH:	A8, G12,	H5, P7), " &
"D	SP IRQ B:	A9, "&	
"S		A10, "&	
"E		A11, "&	
		A12, "&	
"S		A13, "&	
		(B1, G2),	" &
			55, G4, G3, F5, F4, F2, E1, F3, E4, E3, E2,
D1, D4, D2, D3, C2			
		B3, "&	
			J14, M8), " &
	IOSI:	B8, " &	
		(E9, D9, E	39), " &
			, D10), " &
		B11, " &	
			, B12, C11), " &
		B14, " &	
		(C1, F1),	"
		C6, " &	~
			J2, N8), " &
	CKB:	C8, " &	62/10// u
		C9, " & C12, " &	
		(D12, C14)	
	CK:	D7, "&	



	"MISO:	D8, " &
	"EVDD:	D11, " &
	"MUX CTL:	D13, " &
	"CTS B:	D14, " &
	"RESERVED:	E8, " &
	"RTS B:	E11, " &
	"RX:	E12, " &
	"TEST:	E13, " &
	"TX:	E14, " &
	"TDO:	F10, " &
	"TCK:	F11, " &
	"DSP DE B:	F12, " &
	"TDI:	F13, " &
	"TRST B:	F14, " &
	"MCU DE B:	G10, " &
"ROW:		J10, H13, H14, G13, G11), " &
"TMS:	G14, " &	
	"EB B:	(H4, H2), " &
	"GGND:	(H10, L13), " &
	"GVDD:	(H11, L11), " &
	"FGND:	J1, " &
	"CKIH:	J3, " &
	"CKOH:	J4, " &
	"CKIL:	J5, " &
	"INT:	(L12, N14, M14, L14, K13, K12, K11, J12), " &
	"CKO:	K1, " &
	"FVDD:	K2, " &
	"OE B:	K3, " &
	"RW B:	K4, " &
	"DATA:	(N3, M4, P2, P3, N4, L4, P4, N5, M6, P5, N6, L6, K6,
M7, P6,	N7), "&	
	"PWR_EN:	K7, "&
	"BGND:	K8, " &
	"PVCC:	K9, " &
	"CS_B:	(L1, L2, M2, N1, M3), " &
	"CVDD:	L3, " &
	"DGND:	L5, " &
	"SIMCLK:	L7, " &
	"BVDD:	L8, " &
	"PCAP:	L9, " &
	"RESET_IN_B:	L10, " &
	"CGND:	M1, " &
	"DVDD:	M5, " &
	"SIMDATA:	M9, " &
	"RESET_OUT_B:	M10, " &
	"COLUMN:	(N11, M11, P12, N12, P13, M12, N13, M13), " &
	"CS5:	N2, " &
	"SIMRESET_B:	N9, "&
	"P1GND:	N10, "&
	"SENSE:	P8, " &
	"PGND:	P9, " &
	"BMODE:	P10, " &
	"STO:	P11 ";
	attribute TAP_SCAN_IN	of TDI : signal is true;
	attribute TAP_SCAN_OUT	of TDO : signal is true;

Boundary Scan Register



				TMS : si	-			
				TRST_B : si				
	attribute	TAP_SC	AN_CLOCK of	TCK : si	ignal is (2	0.0e6	5, BOTH	H);
	attribute	INSTRU	CTION_LENGT	H of DSP56652	2 : entity	is 4;	;	
	attribute	INSTRU	CTION OPCOD	E of DSP56652	? : entity	is		
	"EXTES			00)," &	1			
"SAMPLE		(00	01)," &	,,				
	"IDCODI	•		10)," &				
	"CLAMP			01)," &				
	"HIGHZ			00)," &				
	"ENABLI	E MCU O	NCE (00)					
			NCE (01)					
			QUEST (01)					
	"BYPAS	5	(11)	11, 1000, 100	01, 1010, 1	011,	1100,	1101, 1110)";
	attribute	INSTRU	CTION_CAPTU	RE of DSP5665	52 : entity	is '	'0001";	;
	attribute	IDCODE	REGISTER	of DSP56652	: entity i	s		
			& ver:	sion				
	"00011	0"		ufacturer's u	ise			
				uence number				
	"00000	001110"	& man	ufacturer ide	entity			
	"1";		114	9.1 requireme	ent			
	attribute		_	f DSP56652 :	-			
	"BYPAS	S (EN	ABLE_MCU_ON	CE, ENABLE_DSE	P_ONCE,DSP_	DEBUC	_REQUI	EST)" ;
	attribute	BOUNDA	RY_LENGTH O	f DSP56652 :	entity is	198;		
				of DSP56652 func s				
	num "0		-	control,		ars	ISIC	
		(BC_1,		bidir,	1), «	1		c
	1 "2		DSP_DE_В, *,			1,	Δ),	à
	"3	`_'		bidir,		1	Z),"	2
	"4			control,		1,	4),	œ
	4 "5	· _ ·	", ROW(6),	bidir,		1	7) "	2
	"6	(BC_0,		control,		1,	Z),"	α
	"7		ROW(5),		т), а Х, б,	1,	Z),"	2
	"8	(BC_0,		control,		1,	<u>,</u>	α
	"9		, ROW(4),		X, 8,	1,	Z),"	â
	"10	(BC 1,	. , .	control,	1) " &	-,	2),	ŭ
	"11		, ROW(3),		X, 10,	1,	Z),"	ŵ
	"12	(BC 1,		control,		-,	-,,	ŭ
	"13		, ROW(2),	bidir,		1,	Z),"	â
	"14	(BC_1,		control,		-,	2),	ŭ
	"15		, ROW(1),		X, 14,	1,	Z),"	ŵ
	"16	(BC_0,		control,		-,	-,,	
	"17		, ROW(0),		X, 16,	1,	Z),"	&
	"18	(BC 1,	. , .	control,		-,	-//	
	"19	• - •	, INT(7),		X, 18,	1.	Z),"	æ
	num	cell			safe [ccell			-
	"20	(BC 1,	-	control,	-]	
	"21	· -	, INT(6),	bidir,		1.	Z)."	&
		、- <u>-</u> -/		/	,,	•,	.,,	



Freescale Semiconductor, Inc.

		"22	(BC_1,	*.	control,	1),"	æ			
"23	(BC	_6, INT(, bidir,	X, 22,		Z)," 8	Ŷ		
	` -	"24	(BC_1,		control,	, 1),"				
		"25		INT(4),	bidir,	х,	24,	1,	Z),"	&
		"26	(BC 1,		control,	1),"	& .		,.	
		"27	(BC 6,	INT(3),	bidir,	х,	26,	1,	Z),"	&
		"28	(BC 1,	*,	control,	1),"	&			
		"29	(BC 6,	INT(2),	bidir,	X,	28,	1,	Z),"	&
		"30	(BC_1,		control,	1),"	&			
		"31	(BC_6,	INT(1),	bidir,	х,	30,	1,	Z),"	&
		"32	(BC_1,	*,	control,	1),"	&			
		"33	(BC_6,	INT(0),	bidir,	х,	32,	1,	Z),"	&
		"34	(BC_1,	*,	control,	1),"	&			
		"35	(BC_6,	COLUMN(7),	bidir,	х,	34,	1,	Z),"	&
		"36	(BC_1,	*,	control,	1),"	&			
		"37	(BC_6,	COLUMN(6),	bidir,	Х,	36,	1,	Z),"	&
		"38	(BC_1,	*,	control,	1),"	&			
		"39	(BC_6,	COLUMN(5),	bidir,	х,	38,	1,	Z),"	&
		num	cell	port	func s	afe [d	ccell	dis 1	slt]	
		"40	(BC_1,	*,	control,	1),"				
		"41	-	COLUMN(4),	bidir,	х,	40,	1,	Z),"	&
		"42	(BC_1,	*,	control,	1),"				
		"43	· _ ·	COLUMN(3),	bidir,	Х,	42,	1,	Z),"	&
		"44	(BC_1,	*,	control,	1),"	&			
		"45	(BC_6,	COLUMN(2),	bidir,	х,	44,	1,	Z),"	&
		"46	(BC_1,		control,	1),"				
		"47		COLUMN(1),	bidir,	Х,	46,	1,	Z),"	&
		"48	(BC_1,		control,	1),"	&			
		"49	· _	COLUMN(0),	bidir,	Х,	48,	1,	Z),"	&
		"50	(BC_1,		output2,	X),"				
		"51	· _ ·	RESET_IN_B,	input,	0),"				
		"52		RESET_OUT_B,	output2,	X),"				
		"53		BMODE,	input,	X),"				
		"54	(BC_1,		control,	1),"				
		"55	_	SIMRESET_B,	bidir,	Х,	54,	1,	Z),"	&
		"56	(BC_1,		control,	1),"				
		"57	· _	SENSE,	bidir,	Х,	56,	1,	Z),"	&
		"58	(BC_1,		control,	1),"		1	B \	
				SIMDATA,	bidir,				Z),"	ά
			cell	-		afe [0		ais i	SItj	
		"60 "61	(BC_1,		control,			1	7. "	ç
		"61 "62	• _ •	PWR_EN,	bidir,			1,	Z),"	ά
		62 "63	(BC_1,	^, SIMCLK,	control, bidir,	1)," v		1	77\"	ç
		"64	· _ ·	DATA(15),	bidir,	Х, Х,	62, 72	1, 1,	Z),"	
		04 "65			bidir,		72,	1, 1,	Z),"	
		"66		DATA(14), DATA(13),	bidir,	х, х,	72,	1, 1,	Z),"	
		"67		DATA(13), DATA(12),	bidir,	х, Х,	72,	•	Z),"	
		"68	· _ ·	DATA(12), DATA(11),	bidir,	х, Х,	72,		Z)," Z),"	
"69				bidir,			72, Z)," 8		4),	α
09		_0, DAIF "70		DATA(9),	bidir,		72 ,		Z),"	s.
			_	DATA(8),	bidir,	х, Х,	72,		Z), Z),"	
			(BC_0,		control,			±,	<u>"</u>),	u
		72 "73	(BC_1, (BC_1,			1), 1),"				
		73 "74		DATA(7),	bidir,	т), Х,		1,	Z),"	£
		"75	-	DATA(6),	bidir,	х, Х,	-	-	Z),	
		, ,	,,	21111(0)1	Diati I		, , ,	÷,	-,,	u

Boundary Scan Register



	"76	(BC_6, DATA(5),	bidir, X, 73, 1, Z),"&
	"77	(BC_6, DATA(4),	bidir, X, 73, 1, Z),"&
	"78	(BC_6, DATA(3),	bidir, X, 73, 1, Z),"&
	"79	(BC_6, DATA(2),	bidir, X, 73, 1, Z),"&
	num	cell port	func safe [ccell dis rslt]
	"80	(BC_6, DATA(1),	bidir, X, 73, 1, Z),"&
	"81	(BC_6, DATA(0),	bidir, X, 73, 1, Z),"&
	"82	(BC 1, CS5,	output2, X)," &
	"83	(BC_1, CS_B(4),	output2, X)," &
	"84	(BC_1, CS_B(3),	output2, X)," &
	"85	(BC 1, CS B(2),	output2, X)," &
	"86	(BC_1, *,	control, 1)," &
	"87	(BC 1, *,	control, 1)," &
	"88	$(BC_1, CS_B(1), (BC_1, CS_B(1)))$	output2, X)," &
	"89	$(BC_1, CS_B(0), (BC_1, CS_B(0), (BC_1, CS_B(0)))$	output2, X), &
	"90	(BC 6, RW B,	bidir, X, 86, 1, Z)," &
	"90 "91	• _ • _ •	
		(BC_1, OE_B,	output2, X)," &
	"92 "02	(BC_1, CKO,	output2, X)," &
	"93	(BC_1, CKOH,	output2, X)," &
	"94	(BC_1, CKIL,	input, 0)," &
	"95	(BC_6, EB_B(0),	bidir, X, 87, 1, Z)," &
	"96	(BC_6, EB_B(1),	bidir, X, 87, 1, Z),"&
	"97	(BC_6, ADDR(0),	bidir, X, 101, 1, Z)," &
	"98	(BC_6, ADDR(1),	bidir, X, 101, 1, Z),"&
	"99	(BC_6, ADDR(2),	bidir, X, 101, 1, Z),"&
	num	cell port	func safe [ccell dis rslt]
	"100	(BC_6, ADDR(3),	bidir, X, 101, 1, Z),"&
	"101	(BC_1, *,	control, 1)," &
	"102	(BC_6, ADDR(4),	bidir, X, 101, 1, Z),"&
	"103	(BC 6, ADDR(5),	bidir, X, 101, 1, Z),"&
	"104	(BC 6, ADDR(6),	bidir, X, 101, 1, Z),"&
	"105	(BC 6, ADDR(7),	bidir, X, 101, 1, Z)," &
	"106	(BC 6, ADDR(8),	bidir, X, 114, 1, Z)," &
	"107	(BC 6, ADDR(9),	bidir, X, 114, 1, Z)," &
	"108	(BC 6, ADDR(10),	bidir, X, 114, 1, Z)," &
	"109	$(BC_6, ADDR(11), (BC_6, ADDR(11),)$	bidir, X, 114, 1, Z)," &
	"110	$(BC_{0}, ADDR(11)),$ (BC 6, ADDR(12),	bidir, X, 114, 1, Z)," &
	"111	$(BC_0, ADDR(12), (BC_6, ADDR(13), (BC_$	
	"112		bidir, X, 114, 1, Z)," &
	"113		
	"114	(BC_1, *,	control, 1)," &
	"115	· _ · · · /·	bidir, X, 114, 1, Z)," &
"116	· -	R(17), bidir,	X, 114, 1, Z)," &
	"117	(BC_6, ADDR(18),	bidir, X, 114, 1, Z),"& bidir, X, 114, 1, Z),"&
	"118	(BC_6, ADDR(19),	
	"119	(BC_1, ADDR20,	output2, X)," &
	num	cell port	func safe [ccell dis rslt]
	"120	(BC_1, ADDR21,	output2, X)," &
	"121	(BC_1, *,	control, 1)," &
	"122	(-)	bidir, X, 121, 1, Z)," &
	"123	(BC_1, *,	control, 1)," &
	"124	(BC_6, TOUT(1),	bidir, X, 123, 1, Z)," &
	"125	(BC_1, *,	control, 1)," &
	"126	(BC_6, TOUT(2),	bidir, X, 125, 1, Z)," &
	"127	(BC_1, *,	control, 1)," &
	"128	(BC_6, TOUT(3),	bidir, X, 127, 1, Z)," &
	120	(,,,,,,,,	

C-10

DSP56652 User's Manual



	"129	(BC_1, *,	control,		
	"130	$(BC_6, TOUT(4),$		X, 129,	1, Z),"&
	"131	(BC_1, *,	control,		
	"132	(BC_6, TOUT(5),		X, 131,	1, Z),"&
	"133	(BC_1, *,	control,	1)," &	
	"134	(BC_6, TOUT(6),	bidir,	X, 133,	1, Z),"&
	"135	(BC_1, *,	control,		
	"136	$(BC_6, TOUT(7),$	bidir,		1, Z),"&
	"137	(BC_1, *,	control,	1)," &	
	"138	(BC_6, SPICS(4),	bidir,		1, Z),"&
	"139	(BC 1, *,	control,	1)," &	
	"140	(BC_6, SPICS(3),	bidir,	X, 139,	1, Z),"&
	num	cell port	func s		
	"141	(BC_1, *,	control,		-
	"142	(BC 6, SPICS(2),			1, Z),"&
	"143	(BC 1, *,	control,		. ,.
	"144	(BC 6, SPICS(1),	bidir,		1, Z),"&
	"145	(BC_1, *,	control,		-, -,, -
	"146	(BC_6, SPICS(0),	bidir,		1, Z),"&
	"147	(BC 1, *,	control,	• •	1, 2), Q
	"147	(BC_1, w) $(BC_6, SCK,$		1), a X, 147,	1, Z),"&
	"149				1, Δ), α
		(BC_1, *,	control,		1 73 11 6
	"150	(BC_6, MISO,		X, 149,	1, Z),"&
	"151	(BC_1, *,	control,		1 5 1 6
	"152	(BC_6, MOSI,	bidir,	X, 151,	1, Z),"&
	"153	(BC_1, DSP_IRQ_B,	input,	X)," &	
	"154	(BC_1, *,	control,		
	"155	(BC_6, SCKB,		X, 154,	1, Z),"&
	"156	(BC_1, *,	control,	1)," &	
	"157	(BC_6, SCB(0),	bidir,		1, Z),"&
	"158	(BC_1, *,	control,		
	"159	(BC_6, SCB(1),	bidir,	X, 158,	1, Z),"&
	num	cell port	func s	afe [ccell	dis rslt]
	"160	(BC_1, *,	control,		
	"161	(BC_6, SCB(2),	bidir,	X, 160,	1, Z),"&
"162	(BC_1, *,	control	, 1)," &		
	"163	(BC_6, SRDB,	bidir,	X, 162,	1, Z),"&
	"164	(BC_1, *,	control,	1)," &	
	"165	(BC_6, STDB,	bidir,	X, 164,	1, Z),"&
	"166	(BC_1, *,	control,	1)," &	
	"167	(BC_6, SCA(2),	bidir,	X, 166,	1, Z),"&
	"168	(BC_1, *,	control,	1)," &	
	"169	(BC_6, SCA(1),	bidir,		1, Z),"&
	"170	(BC 1, *,	control,		. ,.
	"171	(BC 6, SCA(0),	bidir,		1, Z),"&
	"172	(BC 1, *,	control,		. ,.
	"173	(BC_6, SCKA,	bidir,		1, Z),"&
	"174	(BC 1, *,	control,		-, -,, -
	"175	(BC 6, SRDA,		X, 174,	1, Z),"&
	"176	(BC 1, *,	control,		-/ -// «
	"177	(BC_1, a) (BC 6, STDA,		1), a X, 176,	1, Z),"&
	"178	(BC_1, *,	control,		- <i>i</i> -
	"179	$(BC_1, ", ")$ (BC 6, PSTAT(3),	bidir	∸ <i>)1</i> ¤ V 170	1, Z),"&
		(BC_6, PSTAT(3), cell port	func s		
	num	-			UTS ISIC]
		(BC_1, *,	control,		1 5
	"181	(BC_6, PSTAT(2),	bidir,	X, 180,	1, Z),"&

Boundary Scan Register



"182 "183	(BC_1, *, (BC 6, PSTAT(1),	control, bidir,	1),"& X, 182,1, Z),"&
"184	(BC_1, *,	control,	1)," &
"185	(BC_6, PSTAT(0),	bidir,	X, 184, 1, Z),"&
"186	(BC_1, *,	control,	1)," &
"187	(BC_6, SIZ(1),	bidir,	X, 186, 1, Z),"&
"188	(BC_1, *,	control,	1)," &
"189	(BC_6, SIZ(0),	bidir,	X, 188, 1, Z),"&
"190	(BC_1, *,	control,	1)," &
"191	(BC_6, CTS_B,	bidir,	X, 190, 1, Z),"&
"192	(BC_1, *,	control,	1)," &
"193	(BC_6, RTS_B,	bidir,	X, 192, 1, Z),"&
"194	(BC_1, *,	control,	1)," &
"195	(BC_6, RX,	bidir,	X, 194, 1, Z),"&
"196	(BC_1, *,	control,	1)," &
"197	(BC_6, TX,	bidir,	X, 196, 1, Z)";

end DSP56652;



Appendix D Programmer's Reference

This appendix provides a set of reference tables to simplify programming the DSP56652. The tables include the following:

- Instruction set summaries for both the MCU and DSP.
- I/O memory maps listing the configuration registers in numerical order.
- A register index providing an alphabetical list of registers and the page numbers in this manual where they are described.
- A list of acronym and bit name changes from previous 56000 and M•CORE family devices.

D.1 MCU Instruction Reference Tables

Table D-1 provides a brief summary of the instruction set for the MCU. Table D-2 on page D-6 and Table D-3 on page D-6 list the abbreviations used in the instruction set summary table. For complete MCU instruction set details, see Section 3 of the *MCU Reference Manual* (MCORERM/AD).

Mnemonic	Instruction Syntax	Opcode	C Bit
ABS	ABS RX	0000 0001 1110 rrrr	Unaffected
ADDC	ADDC RX,RY	0000 0110 ssss rrrr	C←carryout
ADDI	ADDI RX,OIMM5	0010 000i iiii rrrr	Unaffected
ADDU	ADDU RX,RY	0001 1100 ssss rrrr	Unaffected
AND	AND RX,RY	0001 0110 ssss rrrr	Unaffected
ANDI	ANDI RX,IMM5	0010 0011 0000 rrrr	Unaffected
ANDN	ANDN RX,RY	0001 1111 ssss rrrr	Unaffected
ASR	ASR RX,RY	0001 1010 ssss rrrr	Unaffected

Table D-1.	MCU Instruction Set Summary
------------	-----------------------------



MCU Instruction Reference Tables

Mnemonic	Instruction Syntax	Opcode	C Bit			
ASRC	ASRC RX	0011 1010 0000 rrrr	RX copied into C bit before shifting			
ASRI	ASRI RX,IMM5	0011 101i iiii rrrr	Unaffected			
BCLRI	BCLRI RX,IMM5	0011 000i iiii rrrr	Unaffected			
BF	BF LABEL	1110 1ddd dddd dddd	Unaffected			
BGENI	BGENI RX,IMM5	0011 0010 0111 rrrr	Unaffected			
BGENR	BGENR RX,RY	0001 0011 ssss rrrr	Unaffected			
BKPT	ВКРТ	0000 0000 0000 0000	n/a			
BMASKI	BMASKI RX,IMM5	0010 0011 0000 rrrr	Unaffected			
BR	BR LABEL	1111 Oddd dddd dddd	Unaffected			
BREV	BREV RX	0000 0000 1111 rrrr	Unaffected			
BSETI	BSETI RX,IMM5	0011 010i iiii rrrr	Unaffected			
BSR	BSR LABEL	1111 1ddd dddd dddd	Unaffected			
BT	BT LABEL	1110 0ddd dddd dddd	Unaffected			
BTSTI	BTSTI RX,IMM5	0011 011i iiii rrrr	Set to value of RX pointed to by IMM5			
CLRF	CLRF RX	0000 0001 1101 rrrr	Unaffected			
CLRT	CLRT RX	0000 0001 1100 rrrr	Unaffected			
CMPHS	CMPHS RX,RY	0000 1100 ssss rrrr	Set as a result of comparison			
CMPLT	CMPLT RX,RY	0000 1101 ssss rrrr	Set as a result of comparison			
CMPLTI	CMPLTI RX,OIMM5	0010 001i iiii rrrr	Set as a result of comparison			
CMPNE	CMPNE RX,RY	0000 1111 ssss rrrr	Set as a result of comparison			
CMPNEI	CMPNEI RX,IMM5	0010 101i iiii rrrr	Set as a result of comparison			
DECF	DECF RX	0000 0000 1001 rrrr	Unaffected			
DECGT	DECGT RX	0000 0001 1010 rrrr	Set if RX > 0, else bit cleared			
DECLT	DECLT RX	0000 0001 1000 rrrr	Set if RX < 0, else bit cleared			
DECNE	DECNE RX	0000 0001 1011 rrrr	Set if RX ≠ 0, else bit cleared			
DECT	DECT RX	0000 0000 1000 rrrr	Unaffected			

Table D-1. MCU Instruction Set Summary (Continued)



Mnemonic	Instruction Syntax	Opcode	C Bit
DIVS	DIVS RX,R1	0011 0010 0001 rrrr	Undefined
DIVU	DIVU RX,R1	0010 0011 0001 rrrr	Undefined
DOZE	DOZE	0000 0000 0000 0110	Unaffected
FF1	FF1 RX,R1	0000 0000 1110 rrrr	Unaffected
INCF	INCF RX	0000 0000 1011 rrrr	Unaffected
INCT	INCT RX	0000 0000 1010 rrrr	Unaffected
IXH	IXH RX,RY	0001 1101 ssss rrrr	Unaffected
IXW	IXW RX,RY	0001 0101 ssss rrrr	Unaffected
JMP	JMP RX	0000 0000 1100 rrrr	Unaffected
JMPI	JMPI [LABEL]	0111 0000 dddd dddd	Unaffected
JSR	JSR RX	0000 0000 1101 rrrr	Unaffected
JSRI	JSRI [LABEL]	0111 1111 dddd dddd	Unaffected
LD.[BHW]	LD.[B, H, W] RZ, (RX,DISP) [LD, LDB, LDH, LDW] RZ,(RX,DISP)	1000 zzzz iiii rrrr	Unaffected
LDM	LDM RF-R15,(R0)	0000 0000 0110 rrrr	Unaffected
LDQ	LDQ R4–R7,(RX)	0000 0000 0100 rrrr	Unaffected
LOOPT	LOOPT RY,LABEL	0000 0100 ssss bbbb	Set if signed result in RY > 0, else bit is cleared
LRW	LRW RZ,LABEL	0111 zzzz dddd dddd	Unaffected
LSL	LSL RX,RY	0001 1011 ssss rrrr	Unaffected
LSLC	LSLC RX	0011 1100 0000 rrrr	Copy RX[31] into C before shifting
LSLI	LSLI RX,IMM5	0011 110i iiii rrrr	Unaffected
LSR	LSR RX,RY	0000 1011 ssss rrrr	Unaffected
LSRC	LSRC RX	0011 1110 0000 rrrr	Copy RX0 into C before shifting
LSRI	LSRI RX,IMM5	0011 111i iiii rrrr	Unaffected
MFCR	MFCR RX,CRY	0001 000c cccc rrrr	Unaffected
MOV	MOV RX,RY	0001 0010 ssss rrrr	Unaffected
MOVF	MOVF RX,RY	0000 1010 ssss rrrr	Unaffected
MOVI	MOVI RX,IMM7	0110 0iii iiii rrrr	Unaffected
MOVT	MOVT RX,RY	0000 0010 ssss rrrr	Unaffected

Table D-1. MCU Instruction Set Summary (Continued)

Freescale Semiconductor, Inc.



MCU Instruction Reference Tables

Mnemonic	Instruction Syntax	Opcode	C Bit				
MTCR	MTCR RX, CRY	0001 100c cccc rrrr	Unaffected unless CR0 (PSR) specified				
MULT	MULT RX,RY	0000 0011 ssss rrrr	Unaffected				
MVC	MVC RX	0000 0000 0001 rrrr	Unaffected				
MVCV	MVCV RX	0000 0000 0011 rrrr	Unaffected				
NOT	NOT RX	0000 0001 1111 rrrr	Unaffected				
OR	OR RX,RY	0001 1110 ssss rrrr	Unaffected				
RFI	RFI	0000 0000 0000 0011					
ROTLI	ROTLI RX,IMM5	0011 100i iiii rrrr	Unaffected				
RSUB	RSUB RX,RY	0001 0100 ssss rrrr	Unaffected				
RSUBI	RSUBI RX,IMM5	0010 100i iiii rrrr	Unaffected				
RTE	RTE	0000 0000 0000 0010	n/a				
SEXTB	SEXTB RX	0000 0001 0101 rrrr	Unaffected				
SEXTH	SEXTH RX	0000 0001 0111 rrrr	Unaffected				
ST.[BHW]	ST.[B, H, W] RZ, (RX,DISP) [ST, STB, STH, STW] RZ,(RX,DISP)	1001 zzzz iiii rrrr	Unaffected				
STM	STM RF-R15,(R0)	0000 0000 0111 rrrr	Unaffected				
STOP	STOP	0000 0000 0000 0100	Unaffected				
STQ	STQ R4–R7,(RX)	0000 0000 0101 rrrr	Unaffected				
SUBC	SUBC RX,RY	0000 0111 ssss rrrr	C←carryout				
SUBI	SUBI RX,IMM5	0010 010i iiii rrrr	Unaffected				
SUBU	SUBU RX,RY SUB RX,RY	0000 0101 ssss rrrr	Unaffected				
SYNC	SYNC	0000 0000 0000 0001	Unaffected				
TRAP	TRAP #TRAP_NUMBER	0000 0000 0000 10ii	Unaffected				
TST	TST RX,RY	0000 1110 ssss rrrr	Set if (RX & RY) \neq 0, else bit is cleared				
TSTNBZ	TSTNBZ RX	0000 0001 1001 rrrr	Set to result of test				
WAIT	WAIT	0000 0000 0000 0101	n/a				
XOR	XOR RX,RY	0001 0111 ssss rrrr	Unaffected				
XSR	XSR RX	0011 1000 0000 rrrr	Set to original value of RX[0]				
XTRB0	XTRB0 R1,RX	0000 0001 0011 rrrr	Set if result ≠ 0, else bit is cleared				

Table D-1. MCU Instruction Set Summary (Continued)



Mnemonic	Instruction Syntax	Opcode	C Bit
XTRB1	XTRB1 R1,RX	0000 0001 001 0 rrrr	Set if result ≠ 0, else bit is cleared
XTRB2	XTRB2 R1,RX	0000 0001 0001 rrrr	Set if result ≠ 0, else bit is cleared
XTRB3	XTRB3 R1,RX	0000 0001 0000 rrrr	Set if result ≠ 0, else bit is cleared
ZEXTB	ZEXTB RX	0000 0001 0100 rrrr	Unaffected
ZEXTH	ZEXTH RX	0000 0001 0110 rrrr	Unaffected

Table D-1. MCU Instruction Set Summary (Continued)

Freescale Semiconductor, Inc.



Freescale Semiconductor, Inc.

MCU Instruction Reference Tables

Symbol	Description
RX	Source or destination register R0–R15
RY	Source or destination register R0–R15
RZ	Source or destination register R0-R15 (range may be restricted)
IMM5	5-bit immediate value
OIMM5	5-bit immediate value offset (incremented) by 1
IMM7	7-bit immediate value
LABEL	
R1	Register R1
DISP	Displacement specified
В	Byte (8 bits)
Н	Half-word (16 bits)
W	Word (32 bits)
RF	Register First (any register from R1 to R14; R0 and R15 are invalid)
R4–R7	The four registers R4–R7
CRY	Source control register CR0–CR31

Table D-2. MCU Instruction Syntax Notation

Table D-3. MCU Instruction Opcode Notation

Symbol	Description
rrrr	RX field
SSSS	RY field
ZZZZ	RZ field
ffff	Rfirst field
сссс	Control register specifier
iii i	One of several immediate fields
XX X	Undefined fields



Semiconductor, Inc.

reescale

D.2 DSP Instruction Reference Tables

Table D-4 provide a brief summary of the instruction set for the DSP core. Table D-5, Table D-6, and Table D-7 list the abbreviations used in the instruction set summary table. For complete DSP instruction set details, see Appendix A of the *DSP56600 Family Manual* (DSP56600FM/AD).

Mnomonio	Syntax	Р	т				С	CR			
Mnemonic	Syntax	P	I	S	L	Е	U	Ν	Z	V	С
ABS	ABS D	P		*	*	*	*	*	*	*	-
ADC	ADC S,D	Р		*	*	*	*	*	*	*	*
ADD	ADD S,D	Р		*	*	*	*	*	*	*	*
	ADD #iiiiii,D	-	2	*	*	*	*	*	*	*	*
	ADD #iii,D	-	1	*	*	*	*	*	*	*	*
ADDL	ADDL S,D	Р		*	*	*	*	*	*	?	*
ADDR	ADDR S,D	Р		*	*	*	*	*	*	*	*
AND	AND S,D	P		*	-	-	—	?	?	0	-
	AND #iiiiii,D	-	2	*	-	-	—	?	?	* * * * ?	-
AND	AND #iii,D	-	1	*	-	-	-	?	?	0	-
ANDI	ANDI EE	-	3	?	?	?	?	?	?	?	?
ASL	ASL S,D	Р		*	*	*	*	*	*	?	?
	ASL #ii,S,D	-	1	*	*	*	*	*	*	?	?
	ASL sss,S,D	-	1	*	*	*	*	*	*	?	?
ASR	ASR S,D	Р		*	*	*	*	*	*	0	?
	ASR sss,S,D	-	1	*	*	*	*	*	*	0	?
	ASR #ii,S,D	-	1	*	*	*	*	*	*	0	?
Bcc	Bcc (PC + Rn)	-	4	-	-	-	—	—	-	—	-
	Bcc (PC + aa)	-	4	-	-	-	—	—	-	—	-
BCHG	BCHG #bbbb , S: <aa></aa>	-	2	?	?	?	?	?	?	?	?
	BCHG #bbbb , S: <ea></ea>	-	2 + U + A	?	?	?	?	?	?	?	?
	BCHG #bbbb , S: <pp></pp>	-	2	?	?	?	?	?	?	?	?
	BCHG #bbbb , S: <qq></qq>	-	2	?	?	?	?	?	?	?	?
	BCHG #bbbb, DDDDDD	-	2	?	?	?	?	?	?	?	?
BCLR	BCLR #bbbb , S: <pp></pp>	-	2	?	?	?	?	?	?	?	?
	BCLR #bbbb , S: <ea></ea>	-	2 + U + A	?	?	?	?	?	?	?	?
	BCLR #bbbb , S: <aa></aa>	-	2	?	?	?	?	?	?	?	?
	BCLR #bbbb , S: <qq></qq>	-	2	?	?	?	?	?	?	? ?	?
	BCLR #bbbb , DDDDDD	-	2	?	?	?	?	?	?	?	?
BRA	BRA (PC + Rn)	-	4	-	-	—	_	_	-	-	-
	BRA (PC + aa)	— —	4	-	-	_	_	-	-	-	-

Table D-4. DSP Instruction Set Summary



DSP Instruction Reference Tables

Mnemonic	Syntax	Р	т				С	CR			
Mnemonic	Syntax	P	I	S	L	Е	U	Ν	z	V	C
BRKcc	BRKcc	-	5	-	-	-	-	—	-	-	-
BScc	BScc (PC + Rn)	-	4	-	-	-	-	—	-	—	-
	BScc (PC + aa)	-	4	-	-	-	-	—	-	—	-
BSET	BSET #bbbb,S: <pp></pp>	-	2	?	?	?	?	?	?	?	?
	BSET #bbbb, S: <ea></ea>	-	2 + U + A	?	?	?	?	?	?	?	?
	BSET #bbbb, S: <aa></aa>	-	2	?	?	?	?	?	?	?	?
	BSET #bbbb , DDDDDD	_	2	?	?	?	?	?	?	?	?
	BSET #bbbb , S: <qq></qq>	_	2	?	?	?	?	?	?	?	?
BSR	BSR (PC + Rn)		4	-	-	-	-	_	- 1	_	1-
	BSR (PC + aa)	-	4	-	-	_	-	_	-	_	-
BTST	BTST #bbbb,S: <pp></pp>	-	2	*	*	_	-	_	-	_	?
	BTST #bbb ,S: <ea></ea>	-	2 + U + A	*	*	_	_	_	-	_	?
	BTST #bbbb,S: <aa></aa>	-	2	*	*	_	-	_	-	_	2
	BTST #bbbb , DDDDDD		2	*	*	_	-	_	-	_	?
	BTST #bbbb,S: <qq></qq>		2	*	*	_	-	_	-	_	?
CLB	CLB S,D		1	-	-	_	-	?	?	0	1-
CLR	CLR D	P		*	*	0	1	0	1	0	- 1
CMP	CMP S1,S2	P		*	*	*	*	*	*	*	*
	CMP #iiiiii,D		2	*	*	*	*	*	*	*	*
	CMP #iii,D		1	*	*	*	*	*	*	*	*
CMPM	CMPM S1,S2	P		*	*	*	*	*	*	*	*
CMPU	CMPU ggg,D		1	-	-	_	_	*	?	0	*
DEBUG	DEBUG		1	-	-	_	_	_	-	_	-
DEBUGcc	DEBUGcc		5	-	_	_	_	_	-		† _
DEC	DEC		1	-	*	*	*	*	*	*	*
DIV	DIV		1	-	?	_	_	_	_	?	2
DMAC	DMAC S1,S2,D (ss,su,uu)	N	1	-	*	*	*	*	*	*	† _
DO	DO #xxx,aaaa		5	?	?	_	_	_	_		† _
	DO DDDDDD,aaaa		5	?	?	_	_	_	-	_	+_
	DO S: <ea>,aaaa</ea>		5 + U	?	?	_	_	_	_		† _
	DO S: <aa>,aaaa</aa>		5	?	?	_	_	_	-	_	-
DO FOREVER			4	-	_	_	_	_	-	_	+-
ENDDO	ENDDO		1	-	_	_	_	_	-	_	+-
EOR	EOR S,D	P		*	*	_	_	?	?	0	+-
-	EOR #iiiiii,D		2	*	*	_	-	?	?	0	+_
	EOR #iii,D		- 1	*	*	_	_	?	?	0	+_
EXTRACT	EXTRACT SSS,s,D		1	-	_	*	*	*	*	0	
LATIAUL	EXTRACT #iiii,s,D		2			*	*	*	*	0	

Table D-4. DSP Instruction Set Summary (Continued)



							С	CR			
Mnemonic	Syntax	P	т	s	L	Е	U	N	z	v	С
EXTRACTU	EXTRACTU SSS,s,D	-	1		-	*	*	*	*	0	0
	EXTRACTU #iiii,s,D		2	-	-	*	*	*	*	0	0
IFcc	IFcc		1	-	-	_	_	_	-	_	-
IFcc(.U)	IFcc(.U)	-		?	?	?	?	?	?	?	?
ILLEGAL	ILLEGAL	-	5	-	-	_	_	-	-	_	-
INC	INC D	-	1	-	*	*	*	*	*	*	*
INSERT	INSERT SSS,qqq,D	-	1	-	-	*	*	*	*	0	0
	INSERT #iiii,qqq,D	-	2	-	-	*	*	*	*	0	0
Jcc	Jcc aa	-	4	-	-	-	-	-	-	_	-
	Jcc ea	-	4	-	-	-	-	-	-	—	-
JCLR	JCLR #bbbb,S: <ea>,aaaa</ea>	-	4 + U	*	*	-	-	-	-	—	-
	JCLR #bbbb,S: <pp>,aaaa</pp>	-	4	*	*	-	_	-	-	_	-
	JCLR #bbbb ,S: <aa>,aaaa</aa>	-	4	*	*	-	_	-	-	_	-
	JCLR #bbbb,DDDDDD,aaaa	-	4	*	*	-	_	-	-	_	-
	JCLR #bbbb, S: <qq>,aaaa</qq>	-	4	*	*	-	-	-	-	_	-
JMP	JMP aa	-	3	-	-	-	_	-	-	_	-
	JMP ea	-	3 + U + A	-	-	-	-	-	-	—	-
JScc	JScc aa	-	4	-	-	-	-	-	-	—	-
	JScc ea	-	4	-	-	-	-	-	-	0 ? * 0	-
JSCLR	JSCLR #bbbb,S: <pp>,aaaa</pp>	-	4	*	*	-	-	-	-	—	-
	JSCLR #bbbb , S: <ea>,aaaa</ea>	-	4 + U	*	*	-	-	-	-	—	-
	JSCLR #bbbb , S: <aa>,aaaa</aa>	-	4	*	*	-	-	-	-	—	-
	JSCLR #bbbb, DDDDDD,aaaa	-	4	*	*	-	-	-	-	—	-
	JSCLR #bbbb , S: <qq>,aaaa</qq>	-	4	*	*	-	-	-	-	—	-
JSET	JSET #bbbb , S: <pp>,aaaa</pp>	-	4	*	*	-	-	-	-	—	-
	JSET #bbbb , S: <ea>,aaaa</ea>	-	4 + U	*	*	-	-	-	-	—	-
	JSET #bbbb , S: <aa>,aaaa</aa>	-	4	*	*	-	-	-	-	—	-
	JSET #bbbb, DDDDDD,aaaa	-	4	*	*	-	-	-	-	—	-
	JSET #bbbb , S: <qq>,aaaa</qq>	-	4	*	*	-	-	-	-	—	-
JSR	JSR aa	-	3	-	-	-	-	-	-	—	-
	JSR ea	-	3 + U + A	-	-	-	-	-	-	—	-
JSSET	JSSET #bbbb,S: <pp>,aaaa</pp>	-	4	*	*	-	-	-	-	—	-
	JSSET #bbbb,S: <ea>,aaaa</ea>	-	4 + U	*	*	-	-	-	-	-	-
	JSSET #bbbb,S: <aa>,aaaa</aa>	-	4	*	*	-	-	-	-	-	-
	JSSET #bbbb, DDDDDD,aaaa	-	4	*	*	-	-	-	-	-	-
	JSSET #bbbb,S: <qq>,aaaa</qq>	-	4	*	*	-	-	-	-	-	-
LRA	LRA (PC + Rn) → 0DDDDD	-	3	-	-	-	-	-	-	-	-
	LRA (PC + aaaa) → 0DDDDD	-	3	-	-	-	-	-	-	-	-

Table D-4. DSP Instruction Set Summary (Continued)

Freescale Semiconductor, Inc.



DSP Instruction Reference Tables

Mnemonic	Syntax	Р	т				С	CR			
Milenonic	Syntax			S	L	Е	U	Ν	Z	V	С
LSL	LSL D	Р		*	*	_	_	?	?	0	?
	LSL sss,D	-	1	*	*	_	_	?	?	0	?
	LSL #ii,D	-	1	*	*	_	_	?	?	0	?
LSR	LSR D	Р		*	*	_	_	?	?	0	?
	LSR #ii,D	-	1	*	*	_	_	?	?	0	?
	LSR sss,D	-	1	*	*	_	_	?	?	0	?
LUA, LEA	LUA ea → 0DDDDD	-	3	-	-	_	_	_	-	-	-
	LUA (Rn + aa) → 01DDDD	-	3	-	-	-	_	—	-	- 1	† -
MAC	MAC ± 2**s,QQ,d	_	1	*	*	*	*	*	*	*	-
	MAC S1,S2,D	_	1	*	*	*	*	*	*	*	-
MAC (su,uu)	MAC S1,S2,D	N	1	-	*	*	*	*	*	*	- 1
MACI	MACI ± #iiiiii,QQ,D	-	2	-	*	*	*	*	*	*	<u> </u> _
MACR	MACR ±2**s,QQ,d	_	1	*	*	*	*	*	*	*	† _
MACRI	MACRI ± #iiiiii,QQ,D	_	2	-	*	*	*	*	*	*	† -
MAX	MAX A,B	P	1	*	*	_	_	_	-	-	2
MAXM	MAXM A,B	P	1	*	*	_	_	_	-	- 1	1
MERGE	MERGE SSS,D	_	1	-	-	_	_	?	?	0	- 1
MOVE	No Parallel Data Move (DALU)	N	1	-	-	_	_	_	-	-	<u> </u> _
	MOVE #xx→DDDDD	_	1	-	-	_	_	_	-	-	† _
	MOVE ddddd→DDDDD	_	1	*	*	_	_	_	-	-	† -
	U move	_	1	-	-	_	_	_	-	-	† -
	MOVE S: <ea>,DDDDD</ea>	_	1+U+A+I	*	*	_	_	_	-	- 1	† _
	MOVE S: <aa>,DDDDD</aa>	_	1	*	*	_	_	_	-	- 1	† -
	MOVE S: <rn +="" aa="">,DDDD</rn>	_	2	*	*	_	_	_	-	- 1	† -
	MOVE S: <rn +="" aaaa="">,DDDDDD</rn>	_	3	*	*	_	_	_	-	- 1	† -
	MOVE d →X Y: <ea>,YY</ea>	_	1+U+A+I	*	*	_	_	_	-	- 1	† -
	MOVE X: <ea>,XX & d→Y</ea>	_	1+U+A+I	*	*	_	_	_	-	-	† -
	MOVE A \rightarrow X: <ea> X0 A</ea>	_	1 + U	*	*	_	_	_	-	-	† -
	MOVE B \rightarrow X: <ea> X0 B</ea>	_	1 + U	*	*	_	_	_	-	- 1	† -
	MOVE Y0 → A A Y: <ea></ea>	_	1 + U	*	*	_	_	_	-	-	† -
	MOVE Y0 → B B Y: <ea></ea>	-	1 + U	*	*	-	_	_	-	-	<u>†</u> -
	MOVE L: <ea>,LLL</ea>	-	1 + U + A	*	*	-	_	_	-	-	<u>†</u> -
	MOVE L: <aa>,LLL</aa>	-	1	*	*	-	_	_	-	-	<u>†</u> _
	MOVE X: <ea>,XX & Y:<ea>,YY</ea></ea>	-	1	*	*	-	-	_	-	-	+-
MOVEC	MOVEC #xx → 1DDDDD	-	1	?	?	?	?	?	?	?	
	MOVEC S: <ea>,1DDDDD</ea>	-	1+U+A+I	?	?	?	?	?	?	?	
	MOVEC S: <aa>,1DDDDD</aa>	-	1	?	?	?	?	?	?	?	1
MOVEC	MOVEC DDDDDD, 1ddddd	-	1	?	?	?	?	?	?	?	

Table D-4. DSP Instruction Set Summary (Continued)



							С	CR			
Mnemonic	Syntax	P	т	s	L	Е	U	N	Z	v	С
MOVEM	MOVEM P: <ea>,DDDDDD</ea>	_	6 + U + A	?	2 2	₽ 2	2	N ?	2	v ?	?
	MOVEM P: <ea>,DDDDDDD MOVEM P:<aa>,DDDDDDD</aa></ea>		6 + 0 + A	?	? ?	? ?	? ?	?	?	?	?
	,		-		? ?	?	? ?	? ?	?	-	
MOVEP	MOVEP S: <pp>,s:<ea></ea></pp>		2 + U + A	?					•	?	?
	MOVEP S: <pp>,P:<ea></ea></pp>		6 + U + A	?	?	?	?	?	?	?	?
	MOVEP S: <pp>,DDDDDD</pp>		1	?	?	?	?	?	?	?	?
	MOVEP X: <qq>,s:<ea></ea></qq>		2 + U + A	?	?	?	?	?	?	?	?
	MOVEP Y: <qq>,s:<ea></ea></qq>		2 + U + A	?	?	?	?	?	?	?	?
	MOVEP X: <qq>,DDDDDD</qq>	-	1	?	?	?	?	?	?	?	?
	MOVEP Y: <qq>,DDDDDD</qq>	-	1	?	?	?	?	?	?	?	?
	MOVEP S: <qq>,P:<ea></ea></qq>	-	6 + U + A	?	?	?	?	?	?	?	?
MPY	MPY ± 2**s,QQ,d	-	1	*	*	*	*	*	*	*	-
MPY(su,uu)	MPY S1,S2,D (su,uu)	-	1	-	*	*	*	*	*	*	-
MPYI	MPYI ± #iiiiii,QQ,D	-	2	-	*	*	*	*	*	*	-
MPYR	MPYR ± 2**s,QQ,d	-	1	*	*	*	*	*	*	*	-
MPYRI	MPYRI ± #iiiiii,QQ,D	-	2	-	*	*	*	*	*	*	-
NEG	NEG D	Р		*	*	*	*	*	*	*	-
NOP	NOP	-	1	-	_	_	_	_	-	-	-
NORMF	NORMF SSS,D	-	1	-	*	*	*	*	*	?	-
NOT	NOT D	P		*	*	_	_	?	?	0	-
OR	OR SD	P		*	*	_	_	?	?	0	-
	OR #iiiiii,D	-	2	*	*	_	_	?	?	0	-
	OR #iii,D		1	*	*	_	_	?	?	0	-
ORI	ORIEE		3	?	?	?	?	?	?	?	?
REP	REP #xxx		5	*	*	_	_	_	_	_	_
	REP DDDDDD		5	*	*	_	_		_	_	_
	REP S: <ea></ea>		5 + U	*	*	_	_		_	-	_
	REP S: <aa></aa>		5	*	*	_	_		_	<u> </u>	_
RESET	RESET		7	-	_	_	_		_	<u> </u>	_
RND	RND D	P		*	*	*	*	*	*	*	_
ROL	ROL D	- ' - P		*	*			?	2	0	?
ROR	ROR D	P		*	*	_		?	?	0	?
			0			- ?		-	?	2	
RTI	RTI		3	?	?	(?	?	? 	! !	?
RTS	RTS		3	*	*	*	*	*	*	*	*
SBC	SBC S,D	P									
STOP	STOP		10	-	-	-	-	-	-	-	-
SUB	SUB S,D	P		*	*	*	*	*	*	*	*
	SUB #iiiiii,D		2	*	*	*	*	*	*	*	*
	SUB #iii,D	-	1	*	*	*	*	*	*	*	*
SUBL	SUBL S,D	Р		*	*	*	*	*	*	?	*

Table D-4.	DSP Instruction Set Summary	(Continued)
------------	-----------------------------	-------------

Freescale Semiconductor, Inc.



DSP Instruction Reference Tables

emonic Syntax P T	nomonio Suntax D		Ŧ				С	CR			
Synax	F		S	L	Е	U	Ν	z	v	С	
SUBR S,D	Р		*	*	*	*	*	*	*	*	
Tcc JJJ \rightarrow D ttt TTT	-	1	—	—	-	—	—	-	-	-	
$Tcc JJJ \rightarrow D$	-	1	—	—	-	—	—	-	-	-	
Tcc ttt → TTT	-	1	—	—	-	—	—	-	-	-	
TFR S,D	Р		*	*	-	—	—	-	-	-	
TRAP	-	9	—	—	-	—	—	-	-	-	
TRAPcc	-	9	—	—	-	—	—	-	-	-	
TST S	Р		*	*	*	*	*	*	0	-	
VSL S,i,L:ea	—	1 + U + A	—	—	-	—	—	-	-	-	
WAIT	—	10	—	—	—	-	—	—	-	-	
	Tcc JJJ → D ttt TTT Tcc JJJ → D Tcc ttt → TTT TFR S,D TRAP TRAPcc TST S VSL S,i,L:ea	SUBR S,DPTcc JJJ \rightarrow D ttt TTT-Tcc JJJ \rightarrow D-Tcc ttt \rightarrow TTT-TFR S,DPTRAP-TRAPcc-TST SPVSL S,i,L:ea-	SUBR S,DPTcc JJJ \rightarrow D ttt TTT-Tcc JJJ \rightarrow D-Tcc ttt \rightarrow TTT-Tcc ttt \rightarrow TTT-TFR S,DPTRAP-TRAPcc-TST SPVSL S,i,L:ea-	SUBR S,DP*Tcc JJJ \rightarrow D ttt TTT-1Tcc JJJ \rightarrow D-1Tcc ttt \rightarrow TTT-1Tcc ttt \rightarrow TTT-1TFR S,DP*TRAP-9TRAPcc-9TST SP*VSL S,i,L:ea-1+U+A	SUBR S,DP*Tcc JJJ \rightarrow D ttt TTT-1-Tcc JJJ \rightarrow D ttt TTT-1-Tcc JJJ \rightarrow D-1-Tcc ttt \rightarrow TTT-1-TFR S,DP**TRAP-9-TRAPcc-9-TST SP**VSL S,i,L:ea-1+U+A-	SUBR S,DP***Tcc JJJ \rightarrow D ttt TTT-1Tcc JJJ \rightarrow D-1Tcc JJJ \rightarrow D-1Tcc ttt \rightarrow TTT-1TFR S,DP***TRAP-9TST SP***VSL S,i,L:ea-1+U+A	SyntaxPTSUBR S,DP****Tcc JJJ \rightarrow D ttt TTT-1Tcc JJJ \rightarrow D-1Tcc JJJ \rightarrow D-1Tcc ttt \rightarrow TTT-1TRAPP***-TRAPcc-9TST SP****VSL S,i,L:ea-1+U+A	SUBR S,DP******Tcc JJJ \rightarrow D ttt TTT-1Tcc JJJ \rightarrow D-1Tcc JJJ \rightarrow D-1Tcc ttt \rightarrow TTT-1TFR S,DP***TRAP-9TST SP*****VSL S,i,L:ea-1+U+A	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	SyntaxPT i k k v x v SUBR S,DP*********Tcc JJJ \rightarrow D ttt TTT-1Tcc JJJ \rightarrow D-1Tcc JJJ \rightarrow D-1Tcc JJJ \rightarrow D-1Tcc JJJ \rightarrow D1Tcc JJJ \rightarrow D1Tcc JJJ \rightarrow D1Tcc JJJ \rightarrow D1Tcc JJJ \rightarrow D-1-1Tcc JJJ \rightarrow DP*************TRAP-9TST SP*********** </td	

Table D-4. DSP Instruction Set Summary (Continued)



Column		Description and Symbols					
Р	Parallel Move						
	Р	Parallel Move					
	N	No Parallel Move					
	_	Not Applicable					
Т	Instruction Clock Cycle Counts (Add one cycle for each symbol in column)						
	U	Pre-Update					
	А	Long Absolute					
	I	Long Immediate					

Table D-5. Program Word and Timing Symbols

Table D-6. Condition Code Register (CCR) Symbols

Symbol	Description
S	Scaling bit indicating data growth is detected
L	Limit bit indicating arithmetic overflow and/or data limiting
E	Extension bit indicating if the integer portion is in use
U	Unnormalized bit indicating if the result is unnormalized
N	Negative bit indicating if Bit 35 (or 31) of the result is set
Z	Zero bit indicating if the result equals 0
V	Overflow bit indicating if arithmetic overflow has occurred in the result
С	Carry bit indicating if a carry or borrow occurred in the result

Table D-7. Condition Code Register Notation

Notation	Description
*	Bit is set or cleared according to the standard definition by the result of the operation
-	Bit is not affected by the operation
0	Bit is always cleared by the operation
1	Bit is always set by the operation
U	Undefined
?	Bit is set or cleared according to the special computation definition by the result of the operation



MCU Internal I/O Memory Map

D.3 MCU Internal I/O Memory Map

Table D-8 lists the MCU I/O registers in address numerical order. Unlisted addresses are reserved.

Address		Register Name	Reset Value			
Interrupts ¹						
\$0020_0000	ISR	Interrupt Source Register	\$0007			
\$0020_0004	NIER	Normal Interrupt Enable Register	\$0000			
\$0020_0008	FIER	Fast Interrupt Enable Register	\$0000			
\$0020_000C	NIPR	Normal Interrupt Pending Register	\$0000			
\$0020_0010	FIPR	Fast Interrupt Pending Register	\$0000			
\$0020_0014	ICR	Interrupt Control Register	\$0000			
		External Interface Module (EIM) ¹	1			
\$0020_1000	CS0	Chip Select 0 Register	\$F861			
\$0020_1004	CS1	Chip Select 1 Register	\$uuuu			
\$0020_1008	CS2	Chip Select 2 Register	\$uuuu			
\$0020_100C	CS3	Chip Select 3 Register	\$uuuu			
\$0020_1010	CS4	Chip Select 4 Register	\$uuuu			
\$0020_1014	CS5	Chip Select 5 Register	\$uuuu			
\$0020_1018	EIMCR	EIM Configuration Register	\$0038			
	_1	MCU-DSP Interface (MDI)	I			
\$0020_2FF2	MCVR	MCU-Side Command Vector Register	\$0060			
\$0020_2FF4	MCR	MCU-Side Control Register	\$0000			
\$0020_2FF6	MSR	MCU-Side Status Register	\$3080			
\$0020_2FF8	MTR1	MCU Transmit Register 1	\$0000			
\$0020_2FFA	MTR0	MCU Transmit Register 0	\$0000			
\$0020_2FFC	MRR1	MCU Receive Register 1	\$0000			
\$0020_2FFE	MRR0	MCU Receive Register 0	\$0000			

Table D-0. INCO Internal VO Memory Map	Table D-8.	MCU Internal I/O M	emory Map
--	------------	--------------------	-----------



Address		Register Name	Reset Value		
Protocol Timer (PT)					
\$0020_3800	PTCR	PT Control Register	\$0000		
\$0020_3802	PTIER	PT Interrupt Enable Register	\$0000		
\$0020_3804	PTSR	PT Status Register	\$0000		
\$0020_3806	PTEVR	PT Event Register	\$0000		
\$0020_3808	TIMR	Time Interval Modulus Register	\$0000		
\$0020_380A	CTIC	Channel Time Interval Counter	\$0000		
\$0020_380C	CTIMR	Channel Time Interval Modulus Register	\$0000		
\$0020_380E	CFC	Channel Frame Counter	\$0000		
\$0020_3810	CFMR	Channel Frame Modulus Register	\$0000		
\$0020_3812	RSC	Reference Slot Counter	\$0000		
\$0020_3814	RSMR	Reference Slot Modulus Register	\$0000		
\$0020_3816	PTPCR	PT Port Control Register	\$0000		
\$0020_3818	PTDDR	PT Data Direction Register	\$0000		
\$0020_381A	PTPDR	PT Port Data Register	\$uuuu		
\$0020_381C	FTPTR	Frame Table Pointer	\$uuuu		
\$0020_381E	MTPTR	Macro Table Pointer	\$uuuu		
\$0020_3820	FTBAR	Frame Tables Base Address Register	\$uuuu		
\$0020_3822	MTBAR	Macro Tables Base Address Register	\$uuuu		
\$0020_3824	DTPTR	Delay Table Pointer	\$uuuu		
	1	UART	1		
\$0020_4000 to \$0020_403C	URX	UART Receiver Register ²	\$00uu		
\$0020_4040 to \$0020_407C	UTX	UART Transmitter Register ³	\$00uu		
\$0020_4080	UCR1	UART Control Register 1	\$0000		
\$0020_4082	UCR2	UART Control Register 2	\$0000		
\$0020_4084	UBRGR	UART Bit Rate Generator Register	\$0000		
\$0020_4086	USR	UART Status Register	\$A000		

Table D-8. MCU Internal I/O Memory Map (Continued)



MCU Internal I/O Memory Map

Address		Register Name	Reset Valu
\$0020_4088	UTS	UART Test Register	\$0000
\$0020_408A	UPCR	UART Port Control Register	\$0000
\$0020_408C	UDDR	UART Data Direction Register	\$0000
\$0020_408E	UPDR	UART Port Data Register	\$000u
	Queu	ed Serial Peripheral Interface (QSPI)	-
\$0020_5000 to	\$0020_507F	QSPI Control RAM	uuuu
\$0020_5400 to	\$0020_547F	QSPI Data RAM	uuuu
\$0020_5F00	QPCR	QSPI Port Control Register	\$0000
\$0020_5F02	QDDR	QSPI Data Direction Register	\$0000
\$0020_5F04	QPDR	QSPI Port Data Register	\$0000
\$0020_5F06	SPCR	Serial Port Control Register	\$0000
\$0020_5F08	QCR0	Queue Control Register 0	\$0000
\$0020_5F0A	QCR1	Queue Control Register 1	\$0000
\$0020_5F0C	QCR2	Queue Control Register 2	\$0000
\$0020_5F0E	QCR3	Queue Control Register 3	\$0000
\$0020_5F10	SPSR	Serial Port Status Register	\$0000
\$0020_5F12	SCCR0	Serial Channel Control Register 0	\$0000
\$0020_5F14	SCCR1	Serial Channel Control Register 1	\$0000
\$0020_5F16	SCCR2	Serial Channel Control Register 2	\$0000
\$0020_5F18	SCCR3	Serial Channel Control Register 3	\$0000
\$0020_5F1A	SCCR4	Serial Channel Control Register 4	\$0000
\$0020_5FF8		MCU Trigger for Queue 0	
\$0020_5FFA		MCU Trigger for Queue 1	
\$0020_5FFC		MCU Trigger for Queue 2	
\$0020_5FFE		MCU Trigger for Queue 3	
	General-Purp	ose Timer and Pulse Width Modulator (PWM)	
\$0020_6000	TPWCR	Timers and PWM Control Register	\$0000
\$0020_6002	TPWMR	Timers and PWM Mode Register	\$0000
	1	1	

Table D-8. MCU Internal I/O Memory Map (Continued)



			,
Address		Register Name	Reset Value
\$0020_6004	TPWSR	Timers and PWM Status Register	\$0000
\$0020_6006	TPWIR	Timers and PWM Interrupts Enable Register	\$0000
\$0020_6008	TOCR1	Timer 1 Output Compare Register	\$0000
\$0020_600A	TOCR3	Timer 3 Output Compare Register	\$0000
\$0020_600C	TOCR4	Timer 4 Output Compare Register	\$0000
\$0020_600E	TICR1	Timer 1 Input Capture Register	\$0000
\$0020_6010	TICR2	Timer 2 Input Capture Register	\$0000
\$0020_6012	PWOR	PWM Output Compare Register	\$0000
\$0020_6014	TCNT	Timer Counter	\$0000
\$0020_6016	PWMR	PWM Modulus Register	\$0000
\$0020_6018	PWCNT	PWM Counter	\$0000
	-	Periodic Interrupt Timer (PIT)	
\$0020_7000	PITCSR	PIT Control and Status Register	\$0000
\$0020_7002	PITMR	PIT Modulus Register	\$FFFF
\$0020_7004	PITCNT	PIT Counter	\$uuuu
		Watchdog Timer	L.
\$0020_8000	WCR	Watchdog Control Register	\$0000
\$0020_8002	WSR	Watchdog Service Register	\$0000
		Edge Port (EP)	
\$0020_9000	EPPAR	Edge Port Pin Assignment Register	\$0000
\$0020_9002	EPDDR	Edge Port Data Direction Register	\$0000
\$0020_9004	EPDDR	Edge Port Data Register	\$00uu
\$0020_9006	EPFR	Edge Port Flag Register	\$0000
		Keypad Port (KP)	1
\$0020_A000	KPCR	Keypad Control Register	\$0000
\$0020_A002	KPSR	Keypad Status Register	\$0000
\$0020_A004	KDDR	Keypad Data Direction Register	\$0000
\$0020_A006	KPDR	Keypad Data Register	\$uuuu

Table D-8. MCU Internal I/O Memory Map (Continued)



MCU Internal I/O Memory Map

Address		Register Name	Reset Value			
Smart Card Port (SCP)						
\$0020_B000	SCPCR	SCP Control Register	\$0000			
\$0020_B002	SCACR	Smart Card Activation Control Register	\$0000			
\$0020_B004	SCPIER	SCP Interrupt Enable Register	\$0000			
\$0020_B006	SCPSR	SCP Status Register	\$00Cu			
\$0020_B008	SCPDR	SCP Data Register	\$0000			
\$0020_B00A	SCPPCR	SCP Port Control Register	\$000u			
		MCU Core				
\$0020_C000	CKCTL	Clock Control Register	\$0000			
\$0020_C400	RSR	Reset Source Register				
		Emulation Port				
\$0020_C800	EMDDR	Emulation Port Control Register	\$0000			
\$0020_C802	EMDR	Emulation Port Data Register	\$00uu			
	1	I/O Multiplexing	I			
\$0020_CC00	GPCR	General Port Control Register	\$0000			

Table D-8. MCU Internal I/O Memory Map (Continued)

1. These registers are 32 bits wide.

2. These 16-bit registers are mapped on 32-bit boundaries to support the LDM instruction.

3. These 16-bit registers are mapped on 32-bit boundaries to support the STM instruction.



D.4 DSP Internal I/O Memory Map

Table D-9 lists the DSP I/O registers in address numerical order.

Address		Register Name	Reset Value			
MCU-DSP Interface (MDI)						
X:\$FF8A	DCR	DSP-Side Control Register	\$0			
X:\$FF8B	DSR	DSP-Side Status Register	\$C000			
X:\$FF8C	DTR1	DSP Transmit Register 1	\$0			
X:\$FF8D	DTR0	DSP Transmit Register 0	\$0			
X:\$FF8E	DRR1	DSP Receive Register1	\$0			
X:\$FF8F	DRR0	DSP Receive Register 0	\$0			
		Baseband Port (BBP)				
X:\$FFA4	BBPRMR	BBP Receive Counter Modulus Register	\$0			
X:\$FFA5	BBPTMR	BBP Transmit Counter Modulus Register	\$0			
X:\$FFA6	BBPCRA	BBP Control Register A	\$0			
X:\$FFA7	BBPCRB	BBP Control Register B	\$0			
X:\$FFA8	BBPCRC	BBP Control Register C	\$0			
X:\$FFA9	BBPSR	BBP Status Register	\$40			
X:\$FFAA	BBPRX	BBP Receive Data Register	\$FFFF			
X:\$FFAB	BBPTSR	BBP Time Slot Register	\$0			
X:\$FFAC	BBPTX	BBP Transmit Data Register	\$0			
X:\$FFAD	BBPPDR	BBP Port Data Register	\$0			
X:\$FFAE	BBPDDR	BBP GPIO Direction Register	\$0			
X:\$FFAF	BBPPCR	BBP Port Control Register	\$0			
		Serial Audio Port (SAP)	I			
X:\$FFB4	SAPCNT	SAP Timer Counter	\$0			
X:\$FFB5	SAPMR	SAP Timer Modulus Register	\$0			
X:\$FFB6	SAPCRC	SAP Control Register A	\$0			
X:\$FFB7	SAPCRB	SAP Control Register B	\$0			

Table D-9. DSP Internal I/O Memory Map



DSP Internal I/O Memory Map

Address		Reset Value	
X:\$FFB8	SAPCRA	SAP Control Register C	\$0
X:\$FFB9	SAPSR	SAP Status Register	\$40
X:\$FFBA	SAPRX	SAP Receive Data Register	\$FFFF
X:\$FFBB	SAPTSR	SAP Time Slot Register	\$0
X:\$FFBC	SAPTX	SAP Transmit Data Register	\$0
X:\$FFBD	SAPPDR	SAP Port Data Register	\$0
X:\$FFBE	SAPDDR	SAP GPIO Data Direction Register	\$0
X:\$FFBF	SAPPCR	SAP Port Control Register	\$0

Table D-9. DSP Internal I/O Memory Map (Continued)



Address		Reset Value			
	DSP Core				
X:\$FFF5	PAR3	Patch 3 Register	\$uuuu		
X:\$FFF6	PAR2	Patch 2 Register	\$uuuu		
X:\$FFF7	PAR1	Patch 1 Register	\$uuuu		
X:\$FFF8	PAR0	Patch 0 Register	\$uuuu		
X:\$FFF9	IDR	ID Register	\$0652		
X:\$FFFB	OGDB	OnCE GDB Register	\$0000		
X:\$FFFC	PCTL1	PLL Control Register 1	\$0010		
X:\$FFFD	PCTL0	PLL Control Register 0	\$0000		
X:\$FFFE	IPRP	Interrupt Priority Register—Peripheral	\$0000		
X:\$FFFF	IPRC	Interrupt Priority Register—Core	\$0000		

Table D-9. DSP Internal I/O Memory Map (Continued)

NP

Register Index

D.5 Register Index

Table D-10 lists all DSP56652 registers in alphabetical order by acronym, and includes the name, peripheral, address and description page number for each register.

	Register Name	Peripheral	Address	Page
BBPCRA	BBP Control Register A	BBP	X:\$FFA6	14-18
BBPCRB	BBP Control Register B	BBP	X:\$FFA7	14-19
BBPCRC	BBP Control Register C	BBP	X:\$FFA8	14-21
BBPDDR	BBP GPIO Direction Register	BBP	X:\$FFAE	14-24
BBPPCR	BBP Port Control Register	BBP	X:\$FFAF	14-25
BBPPDR	BBP Port Data Register	BBP	X:\$FFAD	14-24
BBPRMR	BBP Receive Counter Modulus Register	BBP	X:\$FFA4	14-17
BBPRX	BBP Receive Data Register	BBP	X:\$FFAA	14-23
BBPSR	BBP Status Register	BBP	X:\$FFA9	14-22
BBPTMR	BBP Transmit Counter Modulus Register	BBP	X:\$FFA5	14-17
BBPTSR	BBP Time Slot Register	BBP	X:\$FFAB	14-23
BBPTX	BBP Transmit Data Register	BBP	X:\$FFAC	14-23
CFC	Channel Frame Counter	PT	\$0020_380E	10-22
CFMR	Channel Frame Modulus Register	PT	\$0020_3810	10-23
CKCTL	Clock Control Register	MCU Core	\$0020_C000	4-5
CS0	Chip Select 0 Register	EIM	\$0020_1000	6-9
CS1	Chip Select 1 Register	EIM	\$0020_1004	
CS2	Chip Select 2 Register	EIM	\$0020_1008	
CS3	Chip Select 3 Register	EIM	\$0020_100C	
CS4	Chip Select 4 Register	EIM	\$0020_1010	
CS5	Chip Select 5 Register	EIM	\$0020_1014	
CTIC	Channel Time Interval Counter	PT	\$0020_380A	10-22
CTIMR	Channel Time Interval Modulus Register	PT	\$0020_380C	10-22
DCR	DSP-Side Control Register	MDI	X:\$FF8A	5-25
DRR0	DSP Receive Register 0	MDI	X:\$FF8F	5-28
DRR1	DSP Receive Register1	MDI	X:\$FF8E	5-28
DSR	DSP-Side Status Register	MDI	X:\$FF8B	5-26
DTPTR	Delay Table Pointer	PT	\$0020_3824	10-25
DTR0	DSP Transmit Register 0	MDI	X:\$FF8D	5-28
DTR1	DSP Transmit Register 1	MDI	X:\$FF8C	5-28
EIMCR	EIM Configuration Register	EIM	\$0020_1018	6-12
EMDDR	Emulation Port Control Register	Emulation	\$0020_C800	6-13
EMDR	Emulation Port Data Register	Emulation	\$0020_C802	6-13
EPDDR	Edge Port Data Direction Register	EP	\$0020_9002	7-17
EPDR	Edge Port Data Register	EP	\$0020_9004	7-18

Table D-10. Register Index



Register Name		Peripheral	Address	Page	
EPFR	Edge Port Flag Register	EP	\$0020_9006	7-18	
EPPAR	Edge Port Pin Assignment Register	EP	\$0020_9000	7-17	
FIER	Fast Interrupt Enable Register	Interrupts	\$0020_0008	7-7	
FIPR	Fast Interrupt Pending Register	Interrupts	\$0020_0010	7-9	
FTBAR	Frame Tables Base Address Register	PT	\$0020_3820	10-24	
FTPTR	Frame Table Pointer	PT	\$0020_381C	10-24	
GPCR	General Port Control Register	I/O Mux	\$0020_CC0	4-18	
ICR	Interrupt Control Register	Interrupts	\$0020_0014	7-10	
IDR	ID Register	JTAG	X:\$FFF9	4-15	
IPRC	Interrupt Priority Register—Core	Interrupts	X:\$FFFF	7-15	
IPRP	Interrupt Priority Register—Peripheral	Interrupts	X:\$FFFE	7-14	
ISR	Interrupt Source Register	Interrupts	\$0020_0000	7-6	
PITCNT	PIT Counter	Timers	\$0020_7004	9-4	
PITMR	PIT Modulus Register	Timers	\$0020_7002	9-4	
PITCSR	PIT Control and Status Register	Timers	\$0020_7000	9-3	
KDDR	Keypad Data Direction Register	KP	\$0020_A004	13-6	
KPCR	Keypad Control Register	KP	\$0020_A000	13-5	
KPDR	Keypad Data Register	KP	\$0020_A006	13-6	
KPSR	Keypad Status Register	KP	\$0020_A002	13-5	
MCR	MCU-Side Control Register	MDI	\$0020_2FF4	5-19	
MCVR	MCU-Side Command Vector Register	MDI	\$0020_2FF2	5-18	
MRR0	MCU Receive Register 0	MDI	\$0020_2FFE	5-24	
MRR1	MCU Receive Register 1	MDI	\$0020_2FFC	5-24	
MSR	MCU-Side Status Register	MDI	\$0020_2FF6	5-21	
MTBAR	Macro Tables Base Address Register	PT	\$0020_3822	10-25	
MTPTR	Macro Table Pointer	PT	\$0020_381E	10-24	
MTR0	MCU Transmit Register 0	MDI	\$0020_2FFA	5-24	
MTR1	MCU Transmit Register 1	MDI	\$0020_2FF8	5-24	
NIER	Normal Interrupt Enable Register	Interrupts	\$0020_0004	7-7	
NIPR	Normal Interrupt Pending Register	Interrupts	\$0020_000C	7-9	
OMR	Operating Mode Register	DSP Core		4-13	
PCTL0	PLL Control Register 0	DSP Core	X:\$FFFD	4-6	
PCTL1	PLL Control Register 1	DSP Core	X:\$FFFC	4-7	
PTPDR	PT Port Data Register	PT	\$0020_381A	10-26	
PTDDR	PT Data Direction Register	PT	\$0020_3818	10-26	
PTPCR	PT Port Control Register	PT	\$0020_3816	10-26	
PTCR	PT Control Register	PT	\$0020_3800	10-17	
PTIER	PT Interrupt Enable Register	PT	\$0020_3802	10-18	
PWCNT	PWM Counter Register	Timers	\$0020_6018	9-17	
PWMR	PWM Modulus Register	Timers	\$0020_6016	9-17	

-



Register Index

Register Name			Address	Page
PWOR	PWM Output Compare Register	Timers	\$0020_6012	9-17
QCR0	Queue Control Register 0	QSPI	\$0020_5F08	8-15
QCR1	Queue Control Register 1	QSPI	\$0020_5F0A	-
QCR2	Queue Control Register 2	QSPI	\$0020_5F0C	-
QCR3	Queue Control Register 3	QSPI	\$0020_5F0E	-
QDDR	QSPI Data Direction Register	QSPI	\$0020_5F02	8-25
QPCR	QSPI Port Control Register	QSPI	\$0020_5F00	8-24
QPDR	QSPI Port Data Register	QSPI	\$0020_5F04	8-25
RSC	Reference Slot Counter	PT	\$0020_3812	10-23
RSMR	Reference Slot Modulus Register	PT	\$0020_3814	10-23
RSR	Reset Source Register	MCU Core	\$0020_C400	4-11
SAPCNT	SAP Timer Counter	SAP	X:\$FFB4	14-17
SAPCRA	SAP Control Register C	SAP	X:\$FFB8	14-18
SAPCRB	SAP Control Register B	SAP	X:\$FFB7	14-19
SAPCRC	SAP Control Register A	SAP	X:\$FFB6	14-21
SAPDDR	SAP GPIO Data Direction Register	SAP	X:\$FFBE	14-24
SAPMR	SAP Timer Modulus Register	SAP	X:\$FFB5	14-17
SAPPCR	SAP Port Control Register	SAP	X:\$FFBF	14-25
SAPPDR	SAP Port Data Register	SAP	X:\$FFBD	14-24
SAPRX	SAP Receive Data Register	SAP	X:\$FFBA	14-23
SAPSR	SAP Status Register	SAP	X:\$FFB9	14-22
SAPTSR	SAP Time Slot Register	SAP	X:\$FFBB	14-23
SAPTX	SAP Transmit Data Register	SAP	X:\$FFBC	14-23
SCACR	Smart Card Activation Control Register	SCP	\$0020_B002	12-12
SCCR0	Serial Channel Control Register 0	QSPI	\$0020_5F12	8-19
SCCR1	Serial Channel Control Register 1	QSPI	\$0020_5F14	-
SCCR2	Serial Channel Control Register 2	QSPI	\$0020_5F16	-
SCCR3	Serial Channel Control Register 3	QSPI	\$0020_5F18	-
SCCR4	Serial Channel Control Register 4	QSPI	\$0020_5F1A	-
SCPCR	SCP Control Register	SCP	\$0020_B000	12-11
SCPDR	SCP Data Register	SCP	\$0020_B008	12-15
SCPIER	SCP Interrupt Enable Register	SCP	\$0020_B004	12-13
SCPPCR	SCP Port Control Register	SCP	\$0020_B00A	12-16
SCPSR	SCP Status Register	SCP	\$0020_B006	12-14
SPCR	Serial Port Control Register	QSPI	\$0020_5F06	8-13
SPSR	Serial Port Status Register	QSPI	\$0020_5F10	8-17
TCNT	Timer Counter	Timers	\$0020_6014	9-17
PTEVR	PT Event Register	PT	\$0020_3806	10-21
TICR1	Timer 1 Input Capture Register	Timers	\$0020_600E	9-16
TICR2	Timer 2 Input Capture Register	Timers	\$0020_6010	-

Table D-10. Register Index (Continued)

Freescale Semiconductor, Inc.



	Register Name	Peripheral	Address	Page
TIMR	Time Interval Modulus Register	PT	\$0020_3808	10-21
TOCR1	Timer 1 Output Compare Register	Timers	\$0020_6008	9-16
TOCR3	Timer 3 Output Compare Register	Timers	\$0020_600A	
TOCR4	Timer 4 Output Compare Register	Timers	\$0020_600C	
TPWCR	Timers and PWM Control Register	Timers	\$0020_6000	9-13
TPWIR	Timers and PWM Interrupts Enable Register	Timers	\$0020_6006	9-16
TPWMR	Timers and PWM Mode Register	Timers	\$0020_6002	9-14
TPWSR	Timers and PWM Status Register	Timers	\$0020_6004	9-15
PTSR	PT Status Register	PT	\$0020_3804	10-20
UBRGR	UART But Rate Generator Register	UART	\$0020_4084	11-14
UCR1	UART Control Register 1	UART	\$0020_4080	11-11
UCR2	UART Control Register 2	UART	\$0020_4082	11-13
UDDR	UART Data Direction Register	UART	\$0020_408C	11-16
UPCR	UART Port Control Register	UART	\$0020_408A	11-16
UPDR	UART Port Data Register	UART	\$0020_408E	11-16
URX	UART Receive Registers	UART	\$0020_4000 to \$0020_403C	11-9
USR	UART Status Register	UART	\$0020_4086	11-14
UTS	UART Test Register	UART	\$0020_4088	11-15
UTX	UART Transmit Registers	UART	\$0020_4040 to \$0020_407C	11-10
WCR	Watchdog Control Register	Timers	\$0020_8000	9-6
WSR	Watchdog Service Register	Timers	\$0020_8002	9-6

Table D-10.	Register Index	(Continued)	١
	nogiotor maon		,



D.6 Acronym Changes

Some register and bit acronyms in the DSP56652 are different than those in previous DSP56000 and M•CORE family devices. Table D-11 presents a summary of the changes. Addresses containing X: are DSP X-memory addresses. All other addresses are the LSP of MCU addresses; the MSP is \$0020.

Function	Address	Reg	ister	D:+ #	Bit N	lame
Function	Address	Original	New	Bit #	Original	New
Interrupts	\$0000	ISR	-	30	SMPDINT	SMPD
	\$0000	ISR	-	28–25		ed with "PT"
	\$0004	NIER			in all bi	t names
	\$0008	FIER				
	\$000C	NIPR				
	\$0010	FIPR				
	X:\$FFFE	IPRP	-	7–6	TIMPL[1:0]	PTPL[1:0]
Edge Port	\$9000	EPPAR	-	7–0	EPPAR[7:0]	EPPA[7:0]
QSPI	\$5F00	QPCR	-	7–0	PC[7:0]	QPC[7:0]
	\$5F02	QDDR	-	7–0	PD[7:0]	QDD[7:0]
	\$5F04	QPDR	-	7–0	D[7:0]	QPD[7:0]
PIT	\$7000	ITCSR	PITCSR		1	1
	\$7002	ITDR	PITMR	-		
	\$7004	ITADR	PITCNT	-		
PWM	\$6014	TCR	TCNT	-		
	\$6016	PWCR	PWMR	-		
	\$6018	PWCNR	PWCNT	-		
PT	\$3800	TCTR	PTCR	-		
	\$3802	TIER	PTIER	-		
	\$3804	TSTR	PTSR	-		
	\$3806	TEVR	PTEVR	-		
	\$3808	TIPR	TIMR	8–0	TIPV[8:0]	TIMV[8:0]
	\$380C	CTIPR	CTIMR	13–0	CTIPV[13:0]	CTIMV[13:0]
	\$3810	CFPR	CFMR	8–0	CFPV[8:0]	CFMV[8:0]
	\$3814	RSPR	RSMR	7–0	RSPV[7:0]	RSMV[7:0]
	\$3816	PDPAR	PTPCR	7–0	PDGPC[7:0]	PTPC[7:0]
	\$3818	PDDR	PTDDR	7–0	PDDR[7:0]	PTDD[7:0]
	\$381A	PDDAT	PTPDR	7–0	PDDAT[7:0]	PTPD[7:0]
	\$381E	RTPTR	MTPTR		•	
	\$3822	RTBAR	MTBAR			

Table D-11. DSF	256652 Acronym	Changes
-----------------	----------------	---------



Function	Address	Reg	ister	Bit #	Bit N	lame
Function	Address	Original	New	BIL#	Original	New
UART	\$4080	UCR1	-	13	TRDYEN	TRDYIE
				9	RRDYEN	RRDYIE
				6	TXMPTYEN	TXEIE
				5	RTSDEN	RTSDIE
				0	UARTEN	UEN
	\$4082	UCR2	-	12	CTS	CTSD
				5	WS	CHSZ
	\$4086	USR	-	15	TXMPTY	TXE
	\$408A	UPCR	-	3–0	PC[3:0]	UPC[3:0]
	\$408C	UDDR	_	3–0	PDC[3:0]	UDD[3:0]
	\$408E	UPDR	_	3–0	D[3:0]	UPD[3:0]

Table D-11. DSP56652 Acronym Changes (Continued)



Acronym Changes

Function	Address	Reg	ister	Bit #	Bit N	lame
Tunction	Address	Original	New		Original	New
SCP	\$B000	SIMCR	SCPCR	9	VOLTSEL	CKSEL
			-	8	OVRSINK	NKOVR
				5	SISR	SCSSR
				4	SIPT	SCPT
				3	SIIC	SCIC
				2	SINK	NKPE
				1	SITE	SCTE
				0	SIRE	SCRE
	\$B002	SIACR	SCACR	4	SICK	SCCLK
				3	SIRS	SCRS
				2	SIOE	SCDPE
				1	SIVE	SCPE
				0	SIAP	APDE
	\$B004	SIICR	SCPIER	4	SITCI	SCTCIE
				3	SIFNI	SCFNIE
				2	SIFFI	SCFFIE
				1	SIRRI	SCRRIE
				0	SIPDI	SCSCIE
	\$B006	SIMSR	SCPSR	9	SIFF	SCFF
				8	SIFN	SCFN
				7	SITY	SCTY
				6	SITC	SCTC
				5	SITK	TXNK
				4	SIPE	SCPE
				3	SIFE	SCFE
				2	SIOV	SCOE
				1	SIIP	SCSC
				0	SIPD	SCSP
	\$B008	SIMDR	SCPDR	7–0	SIMD[7:0]	SCPD[7:0]
	\$B00A	SIPCR	SCPPCR	9–5	PDIR[4:0]	SCPDD[4:0]
				4–0	PDAT[4:0]	SCPPD[4:0]

Table D-11. DSP56652 Acronym Changes (Continued)

Motorola



Function	Address	Reg	jister	Bit #	Bit	Name
FUNCTION	Address	Original	New	DIL#	Original	New
SAP	X:\$FFB4	TCRA	SAPCNT		-	•
	X:\$FFB5	TCLR	SAPMR			
	X:\$FFB6	CRAA	SAPCRA			
	X:\$FFB7	CRBA	SAPCRB			
	X:\$FFB8	CRCA	SAPCRC			
	X:\$FFB9	SSISRA	SAPSR			
	X:\$FFBA	RXA	SAPRX			
	X:\$FFBB	TSRA	SAPTSR			
	X:\$FFBC	TXA	SAPTX			
	X:\$FFBD	PDRA	SAPPDR	5–0	PD[5:0]	SAPPD[5:0]
	X:\$FFBE	PRRA	SAPDDR	5–0	PDC[5:0]	SAPDD[5:0]
	X:\$FFBF	PCRA	SAPPCR	5–0	PC[5:0]	SAPPC[5:0]
BBP	X:\$FFA4	RCRB	BBPRMR			
	X:\$FFA5	TCRB	BBPTMR			
	X:\$FFA6	CRAB	BBPCRA			
	X:\$FFA7	CRBB	BBPCRB			
	X:\$FFA8	CRCB	BBPCRC			
	X:\$FFA9	SSISRB	BBPSR			
	X:\$FFAA	RXB	BBPRX			
	X:\$FFAB	TSRB	BBPTSR			
	X:\$FFCC	ТХВ	BBPTX			
	X:\$FFAD	PDRB	BBPPDR	5–0	PD[5:0]	BBPPD[5:0]
	X:\$FFAE	PRRB	BBPDDR	5–0	PDC[5:0]	BBPDD[5:0]
	X:\$FFAF	PCRB	BBPPCR	5–0	PC[5:0]	BBPPC[5:0]

Table D-11. DSP56652 Acronym Changes (Continued)



D-30



Appendix E Programmer's Data Sheets

These programmer's sheets are intended to simplify programming the various registers in the DSP56652. They can be photocopied and used to write in the binary bit values and the hexadecimal value for each register. The programmer's sheets are provided in the same order as the sections in this document. Sheets are also provided for certain registers that are described in other documents. Table E-1 lists each programmer's sheet, the register described in the sheet, and the page in this appendix where the sheet is located.

Functional Diself		Register	Dama
Functional Block	Acronym	Name	Page
MCU Configuration	RSR	Reset Source Register	E-6
	CKCTL	Clock Control Register	E-6
	GPCR	General Port Control Register	E-7
DSP Configuration	PCTL0	PLL Control Register 0	E-8
	PCTL1	PLL Control Register 1	E-8
	OMR	Operating Mode Register	E-9
	PATCH	Patch Registers	E-10
MDI	MCR	MCU-Side Control Register	E-11
	MCVR	MCU-Side Command Vector Register	E-11
	MSR	MCU-Side Status Register	E-12
	MRR0	MCU Receive Register 0	E-13
	MRR1	MCU Receive Register 1	E-13
	MTR0	MCU Transmit Register 0	E-13
	MTR1	MCU Transmit Register 1	E-13
	DCR	DSP-Side Control Register	E-14
	DSR	DSP-Side Status Register	E-15
	DRR0	DSP Receive Register 0	E-16
	DRR1	DSP Receive Register1	E-16
	DTR0	DSP Transmit Register 0	E-16
	DTR1	DSP Transmit Register 1	E-16

Table E-1.	List of Programmer's Sheets
------------	-----------------------------



Eurotional Plack		Register	Doco
Functional Block	Acronym	Name	Page
EIM	CS0	Chip Select 0 Register	E-17
	CS1	Chip Select 1 Register	E-18
	CS2	Chip Select 2 Register	E-19
	CS3	Chip Select 3 Register	E-20
	CS4	Chip Select 4 Register	E-21
	CS5	Chip Select 5 Register	E-22
	EIMCR	EIM Configuration Register	E-23
Emulation Port	EPDDR	Emulation Port Data Direction Register	E-24
	EPDR	Emulation Port Data Register	E-24
Interrupts	ISR	Interrupt Source Register	E-25
	NIER	Normal Interrupt Enable Register	E-27
	FIER	Fast Interrupt Enable Register	E-29
	NIPR	Normal Interrupt Pending Register	E-31
	FIPR	Fast Interrupt Pending Register	E-33
	ICR	Interrupt Control Register	E-35
	IPRP	Interrupt Priority Register, Peripherals	E-36
	IPRC	Interrupt Priority Register, Core	E-37
Edge Port	EPPAR	Edge Port Pin Assignment Register	E-38
	EPDDR	Edge Port Data Direction Register	E-38
	EPDDR	Edge Port Data Register	E-38
	EPFR	Edge Port Flag Register	E-38
QSPI	SPCR	Serial Port Control Register	E-39
	QCR0	Queue Control Register 0	E-40
	QCR1	Queue Control Register 1	E-40
	QCR2	Queue Control Register 2	E-41
	QCR3	Queue Control Register 3	E-41
	SPSR	Serial Port Status Register	E-42
	SCCR0	Serial Channel Control Register 0	E-43
	SCCR1	Serial Channel Control Register 1	E-44
	SCCR2	Serial Channel Control Register 2	E-45
	SCCR3	Serial Channel Control Register 3	E-46
	SCCR4	Serial Channel Control Register 4	E-47
		QSPI Control RAM	E-48
	QPCR	QSPI Port Control Register	E-49
	QDDR	QSPI Data Direction Register	E-49
	QPDR	QSPI Port Data Register	E-49
Periodic Interrupt	PITCSR	PIT Control and Status Register	E-50
Timer	PITMR	PIT Modulus Register	E-50
	PITCNT	PIT Counter	E-50

Table E-1. List of Programmer's Sheets (Continued)



Eurotional Plack		Register	Dage
Functional Block	Acronym	Name	Page
Watchdog Timer	WCR	Watchdog Control Register	E-51
	WSR	Watchdog Service Register	E-51
G-P Timer and	TPWCR	Timers and PWM Control Register	E-52
PWM	TPWMR	Timers and PWM Mode Register	E-53
	TPWSR	Timers and PWM Status Register	E-54
	TPWIR	Timers and PWM Interrupts Enable Register	E-55
	TOCR1	Timer 1 Output Compare Register	E-56
	TOCR3	Timer 3 Output Compare Register	E-56
	TOCR4	Timer 4 Output Compare Register	E-56
	TICR1	Timer 1 Input Capture Register	E-56
	TICR2	Timer 2 Input Capture Register	E-56
	PWOR	PWM Output Compare Register	E-57
	TCNT	Timer Count Register	E-57
	PWMR	PWM Modulus Register	E-57
	PWCNT	PWM Counter	E-57
Protocol Timer	PTCR	PT Control Register	E-58
	PTIER	PT Interrupt Enable Register	E-59
	PTSR	PT Status Register	E-60
	PTEVR	PT Event Register	E-61
	TIMR	Time Interval Modulus Register	E-61
	CTIC	Channel Time Interval Counter	E-61
	CTIMR	Channel Time Interval Modulus Register	E-62
	CFC	Channel Frame Counter	E-62
	CFMR	Channel Frame Modulus Register	E-62
	RSC	Reference Slot Counter	E-63
	RSMR	Reference Slot Modulus Register	E-63
	FTPTR	Frame Table Pointer	E-64
	MTPTR	Macro Table Pointer	E-64
	FTBAR	Frame Tables Base Address Register	E-65
	MTBAR	Macro Tables Base Address Register	E-65
	DTPTR	Delay Table Pointer	E-65
	PTPCR	PT Port Control Register	E-66
	PTDDR	PT Data Direction Register	E-66
	PTPDR	PT Port Data Register	E-66

Table E-1. List of Programmer's Sheets (Continued)



Even attack at Dis size		Register	Davia
Functional Block	Acronym	Name	
UART	URX	UART Receiver Register	E-67
	UTX	UART Transmitter Register	E-67
	UCR1	UART Control Register 1	E-68
	UCR2	UART Control Register 2	E-69
	UBRGR	UART Bit Rate Generator Register	E-69
	USR	UART Status Register	E-70
	UTS	UART Test Register	E-70
	UPCR	UART Port Control Register	E-71
	UDDR	UART Data Direction Register	E-71
	UPDR	UART Port Data Register	E-71
SCP	SCPCR	SCP Control Register	E-72
	SCACR	Smart Card Activation Control Register	E-73
	SCPIER	SCP Interrupt Enable Register	E-73
	SCPSR	SCP Status Register	E-74
	SCPDR	SCP Data Register	E-75
	SCPPCR	SCP Port Control Register	E-75
Keypad Port	KPCR	Keypad Port Control Register	E-76
	KPSR	Keypad Status Register	E-76
	KPDDR	Keypad Data Direction Register	E-77
	KPDR	Keypad Data Register	E-77
Serial Audio Port	SAPCNT	SAP Timer Counter	E-78
	SAPMR	SAP Timer Modulus Register	E-78
	SAPCRC	SAP Control Register A	E-78
	SAPCRB	SAP Control Register B	E-79
	SAPCRA	SAP Control Register C	E-80
	SAPSR	SAP Status Register	E-81
	SAPRX	SAP Receive Data Register	E-82
	SAPTSR	SAP Time Slot Register	E-82
	SAPTX	SAP Transmit Data Register	E-82
	SAPPCR	SAP Port Control Register	E-83
	SAPDDR	SAP GPIO Data Direction Register	E-83
	SAPPDR	SAP Port Data Register	E-83


Table E-1. List of Programmer's Sheets (Continued)



Functional Block		Register	Page
Functional Block	Acronym	Name	- Faye
Baseband Port	BBPRMR	BBP Receive Counter Modulus Register	E-84
	BBPTMR	BBP Transmit Counter Modulus Register	E-84
	BBPCRA	BBP Control Register A	E-84
	BBPCRB	BBP Control Register B	E-85
	BBPCRC	BBP Control Register C	E-87
	BBPSR	BBP Status Register	E-88
	BBPRX	BBP Receive Data Register	E-89
	BBPTSR	BBP Time Slot Register	E-89
	BBPTX	BBP Transmit Data Register	E-89
	BBPPCR	BBP Port Control Register	E-90
	BBPDDR	BBP GPIO Direction Register	E-90
	BBPPDR	BBP Port Data Register	E-90

Table E-1. List of Programmer's Sheets (Continued)





Motorola



						Programmor:
						Programmer:
					GPC4	Description
- 1	MCU Core				0	Pin H14 functions as ROW5
•					1	Pin H14 functions as IC2
	GPCR					
Ge	neral Port Control Register				GPC3	Description
0.0	Address = \$0020_CC00				0	Pin M13 functions as COL7
	Reset = \$0000 Read/Write				1	Pin M13 functions as PWM
GPC5	Description				GPC2	Description
0	Pin G13 functions as ROW6				0	Pin N13 functions as COL6
1	Pin G13 functions as SC2A				1	Pin N13 functions as OC1
GPC6	Description				GPC1 0	Description Pin J12 functions as INT7
GPC6	Description				0	Pin J12 functions as INT7
0	Pin G11 functions as ROW7				1	Pin J12 functions as SRDA
1	Pin G11 functions as SCKA	1				ccessed by configuring in EPDDR
GPC7	Description				GPC0	Description
0	Pin E11 functions as $\overline{\text{RTS}}$				0	Pin K11 functions as INT6
1	Pin E11 functions as IC2				1	Pin K11 functions as STDA
					DSR ac	ccessed by configuring
						in EPDDR
S	TO bit value is				-	
r	eflected					
		L	·			
			,			
15 1	4 13 12 11 10	9 8	7	6	5	4 3 2 1 0
STO	* * * * *	* *	GPC	7 GPC	6 GPC5	GPC4 GPC3 GPC2 GPC1 GP
		0 0				
	0 0 0 0 0	0 0				




lication:											Date: Progra				
		SP PC		ore					Pred	livide	r Fac	tor			
	PL	L Contr Address	ol Regi	ster 0 FFD					Mul	tiplica	ation	Facto	or		
15 PD3	14 PD2	13 PD1	12 PD0	11 MF11	10 MF10	9 MF9	8 MF8	7 MF7	6 MF6	5 MF5	4 MF4	3 MF3	2 MF2	1 MF1	0 MF0
						PLL Ac	Contro	I Regis X:\$FF	s ter 1 FC						
PEN			Descri	ption		PLL Ac	Contro	I Regis X:\$FF	FC	PSTP	1	D	escript	ion	
PEN 0	PI	LL disab		ption		PLL Ac	Contro Idress =	I Regis X:\$FF	FC	PSTP 0	PLL			ion STOP	mode
		LL disab LL enab	led	ption		PLL Ac	Contro Idress =	I Regis X:\$FF	FC			disable	d during		
0	PI		led	-		PLL Ac	Contro Idress =	I Regis X:\$FF	FC	0 1		disable operate	d during es during	STOP	
0 1	Prec	LL enab	er Fac	etor		PLL	Contro Idress = Reset =	I Regis = X:\$FF = \$0000	FC	0 1 - I	PLL	disable operate	d during s during actor	STOP	mode
0	PI	LL enab	er Fac	etor	10 PD5	PLL Ac	Contro Idress =	I Regis X:\$FF	eter 1 FC	0 1 - I 5	PLL	disable operate	d during s during actor	3 STOP	node
0 1	Prec	LL enab	er Fac	etor	10 PD5	PLL	Contro Idress = Reset =	1 Regis = X:\$FF = \$0000		0 1 - I	PLL Divisi	disable operate	d during s during actor	STOP	mode
0 1 1 1 1 15	Prec	LL enab	er Fac	etor		PLL Ac	Contro Idress = Reset =	7	eter 1 FC	0 1 - I 5	PLL Divisi	disable operate	d during s during actor	3 STOP	node




					Date:		
_		 			Programm	ier:	
				XYS		Descripti	
	DSP Core			0	Stack Exte	ension map	
					memory		-
	OMR			1	Stack Exte	ension map	ped to Y
	Operating Mode Register				1		
	eset determined by hardware						
	Read/Write						
				SD		Descripti	ion
Ē٣	stended Stack	 		0	128 K cloo	ck cycle del	
	nderflow Flag –			1		ycle delay	,
	-						
SEN	Description Stack Extension disabled			PCD	PC relativ	Descripti e instructio	i on ns enabled
-	-			_		e instructio	
0	Stack Extension disabled			- 0		e instructio	ns enabled
0	Stack Extension disabled			- 0		e instructio	ns enabled ns disabled
0 1	Stack Extension disabled Stack Extension enabled			0 1 MB	PC relativ	e instructio e instructio Descripti	ns enabled ns disabled ion
0 1 ATE	Stack Extension disabled Stack Extension enabled Description			MB Reflect		e instructio e instructio Descripti of DSP_	ns enabled ns disabled ion _IRQ at
0 1 ATE 0	Stack Extension disabled Stack Extension enabled Description Address Trace disabled			MB Reflect	PC relativ	e instructio e instructio Descripti of DSP_	ns enabled ns disabled ion _IRQ at
0 1 ATE 0	Stack Extension disabled Stack Extension enabled Description Address Trace disabled			MB Reflect	PC relativ	e instructio e instructio Descripti of DSP_	ns enabled ns disabled ion _IRQ at
0 1 ATE 0	Stack Extension disabled Stack Extension enabled Description Address Trace disabled			MB Reflect	PC relativ	e instructio e instructio Descripti of DSP_	ns enabled ns disabled ion _IRQ at
0 1 ATE 0	Stack Extension disabled Stack Extension enabled Description Address Trace disabled			MB Reflect	PC relativ	e instructio e instructio Descripti of DSP_	ns enabled ns disabled ion _IRQ at
0 1 ATE 0	Stack Extension disabled Stack Extension enabled Description Address Trace disabled			MB Reflect	PC relativ	e instructio e instructio Descripti of DSP_	ns enabled ns disabled ion _IRQ at
0 1 ATE 0	Stack Extension disabled Stack Extension enabled Description Address Trace disabled			MB Reflect	PC relativ	e instructio e instructio Descripti of DSP_	ns enabled ns disabled ion _IRQ at
0 1 ATE 0 1	Stack Extension disabled Stack Extension enabled Description Address Trace disabled Address Trace enabled	8	7	0 1 MB Reflect negatio	PC relativ	e instructio e instructio Descripti of DSP_ SET_II	ns enabled ns disabled ion _IRQ at
0 1 ATE 0 1	Stack Extension disabled Stack Extension enabled Description Address Trace disabled Address Trace enabled	8 YS		0 1 MB Reflect negatio	PC relativ	e instructio e instructio Descripti of DSP_ SET_II	ion IRQ at
0 1 ATE 0 1 1 15 NTE	Stack Extension disabled Stack Extension enabled Description Address Trace disabled Address Trace enabled Address Trace 1 Image: Colspan="2">Image: Colspan="2">Colspan="2"Colspan="2"Colspan="2"Colspan="2"Colspan="2"Colspan="2"Colspan="2">Colspan="2"Colspa			MB Reflect negation	PC relativ	e instruction e instruction Description of DSP_ SET_II SET_II 2 *	ns enabled ns disabled ion _IRQ at N













							Progra	ammer			
							riogia	ammer	·		
	MCU MDI				Г	MGIP1		П	escript	ion	
			F			0	No ir		pending		
					F	1			-	ipt 1 per	ndina
	MSR				L					P P P	- 0
	MCU-Side Status Register				Γ	MTIR		D	escript	ion	
	Address = \$0020_2FF6 Reset = \$3080					0	No ir	nterrupt	pending		
	Read/Write				Γ	1	Proto	col Tim	er DSP	Interrup	t
		٦			L		pend	ing			
MGIP0	Description	-			Г	DWS		П	escript	ion	
0	No interrupt pending	-			F	0	Noir		pending		
1	MCU General Interrupt 0 pending]				1		•		aken D	SP fron
MTE	Decent it	1				•		P mode			
MTE1	Description MTR1 has data	-			F		-				
0		-				DRS			escript		
1	MTR1 is empty]				0			RESE		
MTE0	Description	1			L	1	DSP	current	y in RE	SET stat	te
0	Description MTR0 has data	-			Г	MOND				1	
1	MTR0 is empty	-			ŀ	MSMP	Nam		escript		
1]				0	-		access p	ess pen	dina
MRF1	Description	1			L	I	Shai	eu men	iory acci	ess pen	ung
0	MRR1 is empty				Г	DPM		D	escript	ion	
1	MRR1 has data	4				0	DSP		rmal mo		
		1				1	DSP	is in ST	OP mod	le	
MRF0	Description	1									
0	MRR0 is empty					MEP		D	escript	ion	
1	MRR0 has data	4				0	No e	vent pe	nding		
		- L				1	MCU	I-Side e	vent per	nding	
						M	CU-S	ide F	Flags		
			_			L			~]
								L			
				-							
				'							
	14 13 12 11 10	9	8	7	6	5	4	3	2	1	0
MRF0 MI	RF1 MTE0 MTE1 MGIP0 MGIP1 M	MTIR	DWS	DRS	MSM	P DPM	MEP	*	MF2	MF1	MF0
				_				0			
				1							

DSP56652 User's Manual












-										Progra	ammei			
								_		1				
	DSF	7 M	D					_	DGIR1			escript		
		C D				Г			0			pending		
	DSP-Side S Address	= X:\$F	legister F8B						1	MCU (MGI	l Gener IP1 is se	al Interru et)	ipt 1 per	nding
		= \$C06 d/Write	60						DTIC		D	escript	ion	
	nou								1	Sign	al to MC	CU to cle	ar MTIF	l bit in
DGIR0		Descri	iption							MSR	(bit 9)	(write-or	ily)	
0	No interru	ipt penc	ling											
1	MCU Ger	neral Int	errupt 0	pendin	3				MCP		D	escript	ion	
	(MGIP0 is	s set)							0	No ir	nterrupt	pending		
	1								1	MCU pend	l-Side C	comman	d interru	pt
DRF1		Descri	iption		_			L		pond	ing			
0	DRR1 is e				_	٦H		_		1				
1	DRR1 has	s data							DWSC			escript		
					_				1	Sign	al to MC I (bit 8)	CU to cle (write-or	ar DWS lly)	bit in
DRF0		Descri	iption							I	. ,			
0	DRR0 is e				_	1							• • • •	
1	DRR0 has	s data						IV	1PM[0:1]	-		escript		
								-	00	-		T mode		
DTE1		Descri	iption						10			ZE mode		
0	DTR1 has	s data							11			mal mod		
1	DTR1 is e	empty											•	
					_					1				
DTE0		Descri	iption						DEP			escript	ion	
0	DTR0 has	s data						-	0		vent pe		alia a	
1	DTR0 is e	empty						L	1	DSP	-Side ev	vent pen	aing	
									DS	SP-Si	de Fl	ags		
										- 51		~~~~		
											L			
							_ _		7					
15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
DTE0 D	DTE1 DRF0	DRF1	DGIR0	DGIR1	DTIC	MCP	DWSC	MPM1	MPM0	DEP	*	DF2	DF1	DF
											0			
							1							






DSP56652 User's Manual



						Progr	ammer:
_						Flogi	
	EIM				WEN		Description
					0		EB0–1 signals are negated
	CSCR0				1	norm	nally EB0–1 signals are negated ha
	Chip Select Register 0 Address = \$0020_1000					a clo	ck cycle earlier on write esses
	Reset = \$F861 Read/Write				EBC		Description
		I			0	Rea	d and write accesses both
OEA	Description		ΙΓ		_		ert EB0–1
0	The \overline{OE} signal is negated normally The \overline{OE} signal is asserted half a clock cycle later on read accesses				1	Only EB0	v write accesses can assert -1
	clock cycle later off read accesses	I			DSZ1	DSZ0	Description
CSA	Description				0	0	8-bit port on D[8:15] pins
0	The CS signal is asserted normally				0	1	8-bit port on D[0:7] pins
1	The CS signal is asserted one		,		1	0	16-bit port on D[0:15] pins
	cycle later on read and write accesses, and an extra cycle inserted between back-to-back cycles				1	1	(Reserved)
					SP		Description
EDC	Description				0	User	mode accesses allowed
0	No delay occurs after a read cycle				1	User	mode accesses prohibited
1	One clock cycle is inserted after a read cycle				WP		Description
					0	Write	es are allowed
WWS	Description				1	Write	es are prohibited
0	Read and write WAIT states same						
1	Write WAIT states = Read WAIT states + 1				CSEN		Description
					0	Chip and	Select function is disabled, CS0 pin is an output
	WSC[0:3] Description				1		Select function is enabled
	alue of number of external memory				<u> </u>		
wait state	98						
			L				
	5 14 13 12 11 10	9	8	7		5 4	3 2 1 0
* W\$ 0	SC3 WSC2 WSC1 WSC0 WWS EDC	CSA	OEA	WEN	EBC DS	SZ1 DSZ	0 SP WP * CSE 0
					•		







						Progr	ammer:			
_						riogn	anniner.			
	EIM							<u> </u>		
					EBC	Dee		scriptio		+6
	CSCR2				_ 0		d a <u>nd wri</u> ert EB0–1		sses bo	un
	Chip Select Register 2 Address = \$0020_1008 Reset = \$uuuu Read/Write				1	Only EB0	write ac	cesses	can ass	ert
WEN	Description				DSZ1	DSZ0		Descri	ption	
0	The EB0-1 signals are negated				0	0	8-bit po	ort on D	[8:15] pir	าร
-	normally		¬ │г		0	1	8-bit po	ort on D	[0:7] pins	3
1	The $\overline{EB0}$ – $\overline{1}$ signals are negated half a clock cycle earlier on write				1	0	16-bit p	oort on E	D[0:15] p	ins
	accesses				1	1	(Reser	ved)		
OEA	Description									
	The \overline{OE} signal is negated normally				SP		De	scriptio	on	
1	The \overline{OE} signal is asserted half a				0	User	mode ac	cesses	allowed	
	clock cycle later on read accesses				1	User	mode ac	cesses	prohibite	эd
CSA	Description				WP		Da	oovinti		
0	The CS signal is asserted normally				0	\\/ritc	es are allo	scriptio	n	
1	The CS signal is asserted one cycle later on read and write				1		es are pro			
	accesses, and an extra cycle inserted between back-to-back cycles							mblica		
	Cycles				PA		De	scriptio	on	
EDC	Description				0	· ·	in at logic	0		
0	No delay occurs after a read cycle				1	CS p	in at logic	c low		
1	One clock cycle is inserted after a									
	read cycle				CSEN		De	scriptio	on	
wws	Description				0	Chip	Select fu CS0 pin is	nction is	s disable put	۶d,
0	Read and write WAIT states same	_			1		Select fu		•	d
1	Write WAIT states = Read WAIT states + 1					0p				
	WSC[0:3] Description									
Binary va	alue of number of external memory									
wait state										
		[
31–16 1	5 14 13 12 11 10	 9	 8	 7		5 4		 2	1	(
	5 14 13 12 11 10 6C3 WSC2 WSC1 WSC0 WWS EDC		OEA	WEN	EBC DS			WP	PA	CS
0										
<u> </u>			1	+ +	I		-	1	1	



						Progr	ammer:
_						riogn	
	EIM						
					EBC		Description
	CSCR3				0		d and write accesses both ert EB0–1
	Chip Select Register 3 Address = \$0020_100C Reset = \$uuuu Read/Write				1	Only EB0	v write accesses can asser -1
WEN	Description				DSZ1	DSZ0	Description
0	The $\overline{EB0}$ – $\overline{1}$ signals are negated				0	0	8-bit port on D[8:15] pins
•	normally		- r		0	1	8-bit port on D[0:7] pins
1	The EB0–1 signals are negated half a clock cycle earlier on write				1	0	16-bit port on D[0:15] pin
	accesses				1	1	(Reserved)
OEA	Description						
0	The OE signal is negated normally				SP		Description
1	The \overline{OE} signal is asserted half a clock cycle later on read accesses				- 0		r mode accesses allowed
	clock cycle later off read accesses				I	0361	mode accesses promoted
CSA	Description				WP		Description
0	The CS signal is asserted normally				0	Write	es are allowed
1	The CS signal is asserted one cycle later on read and write				1		es are prohibited
	accesses, and an extra cycle inserted between back-to-back						
	cycles				PA		Description
EDC	Description				0		bin at logic high
0	No delay occurs after a read cycle	_			1	CS p	pin at logic low
1	One clock cycle is inserted after a read cycle						
	Teau Cycle				CSEN	_	Description
wws	Description				0		Select function is disabled, CS0 pin is an output
0	Read and write WAIT states same	_			1	Chip	Select function is enabled
1	Write WAIT states = Read WAIT states + 1						
	WSC[0:3] Description						
	alue of number of external memory						
wait state	-5						
		L					
31–16 1	5 14 13 12 11 10	9	8	7		54	3 2 1
* W8	SC3 WSC2 WSC1 WSC0 WWS EDC	CSA	OEA	WEN	EBC DS	SZ1 DSZ	0 SP WP PA C
0							
\$0							

DSP56652 User's Manual




						Progr	ammer:
_						Tiogh	
	EIM						
	CSCR4				EBC	Roa	Description
	COUN4 Chip Select Register 4						ert EB0–1
	Address = \$0020_1010 Reset = \$uuuu Read/Write				1	Only EB0	v write accesses can assert -1
WEN	Description	I			DSZ1	DSZ0	Description
0	The EB0–1 signals are negated	I			0	0	8-bit port on D[8:15] pins
	normally		- r		0	1	8-bit port on D[0:7] pins
1	The EB0–1 signals are negated half a clock cycle earlier on write	I			1	0	16-bit port on D[0:15] pins
	accesses				1	1	(Reserved)
OEA	Description	1					
0	The OE signal is negated normally				SP	<u> </u>	Description
1	The OE signal is asserted half a				0		r mode accesses allowed
	clock cycle later on read accesses				1	User	r mode accesses prohibited
CSA	Description				WP		Description
0	The CS signal is asserted normally				0	Write	es are allowed
1	The CS signal is asserted one cycle later on read and write				1		es are prohibited
	accesses, and an extra cycle inserted between back-to-back cycles						
					PA		Description
EDC	Description				0		bin at logic high
0	No delay occurs after a read cycle				1	CSp	bin at logic low
1	One clock cycle is inserted after a read cycle				CSEN		Description
					0		Select function is disabled.
wws	Description						CS0 pin is an output
0	Read and write WAIT states same				1	Chip	Select function is enabled
1	Write WAIT states = Read WAIT states + 1						
	WSC[0:3] Description						
Binarv v	alue of number of external memory						
wait state							
		_					
	15 14 13 12 11 10	9	8	7		5 4	3 2 1 0
* W	SC3 WSC2 WSC1 WSC0 WWS EDC	CSA	OEA	WEN	EBC DS	SZ1 DSZ	0 SP WP PA CS
0							
\$0							



ication: _						Date:			
-						Progra	ammer: _		
	EIM					. 1			
					EBC			cription	
	CSCR5				0		ert EB0–1	e accesses bot	m
	Chip Select Register 5 Address = \$0020_1014 Reset = \$uuuu Read/Write				1	Only EB0		esses can ass	ert
WEN	Description				DSZ1	DSZ0	[Description	
0	The EB0–1 signals are negated				0	0	8-bit por	rt on D[8:15] pir	าร
•	normally		- 1		0	1	8-bit por	t on D[0:7] pins	3
1	The EB0–1 signals are negated half a clock cycle earlier on write				1	0	16-bit po	ort on D[0:15] p	ins
	accesses				1	1	(Reserv	ed)	
OEA	Description								
0	The OE signal is negated normally				SP			cription	
1	The OE signal is asserted half a				0			esses allowed	
	clock cycle later on read accesses				1	User	mode acc	esses prohibite	<u>a</u>
CSA	Description				WP		Des	cription	
0	The CS signal is asserted normally				0		es are allow	•	
1	The CS signal is asserted one cycle later on read and write				1		es are proh		
	accesses, and an extra cycle inserted between back-to-back cycles						•		
					PA			cription	
EDC	Description				0		oin at logic	-	
0	No delay occurs after a read cycle				1	USP	in at logic	IOW	
1	One clock cycle is inserted after a read cycle				CSE	N	Doc	cription	
					0			iction is disable	
wws	Description					and	CS0 pin is	an output	u,
0	Read and write WAIT states same	-			1	Chip	Select fun	nction is enabled	d
1	Write WAIT states = Read WAIT states + 1								
	WSC[0:3] Description								
Binary va	alue of number of external memory								
wait state	es								
		[
							_		
	15 14 13 12 11 10	9	8	7	6	5 4	3	2 1	(
* W	SC3 WSC2 WSC1 WSC0 WWS EDC	CSA	OEA	WEN	EBC D	ISZ1 DSZ	0 SP	WP PA	CS
0									
\$0				1					







cation	:										Date:				
											Progra	ammer	:		
		Ε	IM												
_		EMI							[EMDDn		D	escripti	ion	
Emu		dress =			egister					0	-	s GPIO i s GPIO d			
			d/Write												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*						*	*	*	*	EMDDE	FMDD4	EMDD3	EMDD2	EMDD1	EMDE
	*	*	*	*	*							LINDDO			
0	* 0 \$	0	* 0	0	* 0 \$	0	0	0	0						
0	0 \$ Emula	0 0 tion Po dress = Reset	0 1DF rt Data \$0020_ = \$0000	0 Registe C802	0	0						a Bits			
0	0 \$ Emula Ado	0 0 tion Po dress = Reset Read	0 1DF rt Data \$0020_ = \$0000 d/Write	0 Registe C802 0	0 \$	0	0	0	0	Port	t Data	a Bits			
0	0 \$ Emula	0 0 tion Po dress = Reset	0 1DF rt Data \$0020_ = \$0000	0 Registe C802	0	0						a Bits		1 EMD1	0 EMD
0	0 \$ Emula Add	0 0 tion Po dress = Reset Reset Read	0 1DF rt Data \$0020_ = \$0000 d/Write	0 Registe C802 0	0 \$ er	0 0 9 * 0	8	0	6	– Port	t Data	a Bits	2	1	0



IVIC	CU Interrupts			PT0		Description
	ISR	_		0	No interrup	-
	Upper Halfword Interrupt Souce Register			1	Protocol Ti request per	mer MCU0 interrupt nding
	Upper Halfword Address = \$0020_0000			РТМ		Description
	Reset = \$0000			0	No interrup	t request
	Read/Write			1	Protocol Ti	mer interrupt request
PT1	Description				perioling	
0	No interrupt request			QSPI		Description
1	Protocol Timer MCU1 interrupt request pending			0	No interrup	t request
PT2	Description			1	QSPI interr	upt request pending
0	No interrupt request			MDI		Description
1	Protocol Timer MCU2 interrupt			0	No interrup	-
	request pending			1	· · ·	pt request pending
UTX	Description					
0	No interrupt request			SCP		Description
1	UART Transmitter Ready interrupt request pending			0	No interrup	•
				1	request per	x, Rx, or Error interrunding
SMPD	Description				1	
0	No interrupt request	-		TPW		Description
1	SIM Auto Power Down interrupt request pending			0	No interrup	t request
	Description			1		quest pending
URX 0	Description No interrupt request					
1	UART Receiver Ready interrupt			PIT		Description
	request pending			0	No interrup	errupt Timer interrupt
				1	request per	
			L			
			┘╵╵└└─			
1 31	30 29 28 27 26 25	ا 5 24	23 2	 22 21	20 19	18 17 1
	MPD UTX PT2 PT1 PT0 PT			CP *	* *	* TPW P



_							Progra	ammer	:		
					_		1				
	U Interrupts					INT5			escript		
						0		-	reques		
	ISR				L	1	INT5	interru	pt requ	est pend	ding
	Lower Halfword				_		1				
	Interrupt Souce Register Lower Halfword					INT4			escript		
	Address = \$0020_0002					0			request		
	Reset = \$0007 Read/Write					1	INT4	interru	ot reque	st pendi	ng
INT6	Description				Г	INT3		D	escript	ion	
0	Description No interrupt request					0	No ir		request		
1	INT6 interrupt request pending	_			⊢	1			•	st pendi	ng
INT7	Description				Γ	INT2		D	escript	ion	
0	No interrupt request					0	No ir	nterrupt	request		
1	INT7 interrupt request pending	_				1	INT2	interru	ot reque	st pendi	ng
URTS	Description	_				INT1		D	escript	ion	
0	Description					0	No ir	nterrupt	request		
1	No interrupt request UART RTS Delta interrupt request pending	st]			1	INT1	interru	ot reque	st pendi	ng
						INT0		D	escript	ion	
KPD	Description					0	No ir	nterrupt	request		
0	No interrupt request					1	INT0	interru	ot reque	st pendi	ng
1	Keypad Interface interrupt reques	st									
	pending					So	ftwa	·e Int	errup	t	
						_			1		
				Γ							
	14 13 12 11 10	9	8	7	6	5	4	3	2	1	
* K	PD URTS INT7 INT6 INT5	INT4	INT3	INT2	INT1	INT0	*	*	S2	S1	S
0							0	0			
								1			



Application: _ Date: _ Programmer: _____ **MCU Interrupts** EPT0 Description **NIER** 0 Interrupt source is masked 1 Protocol Timer MCU0 interrupt Upper Halfword source enabled Normal Interrupt Enable Register Upper Halfword EPTM Description Address = \$0020_0004 Reset = \$0000 0 Interrupt source is masked Read/Write Protocol Timer interrupt source 1 enabled EPT1 Description Interrupt source is masked 0 EQSPI Description 1 Protocol Timer MCU1 interrupt 0 Interrupt source is masked source enabled 1 QSPI interrupt source enabled EPT2 Description 0 Interrupt source is masked EMDI Description 1 Protocol Timer MCU2 interrupt 0 Interrupt source is masked source enabled 1 MDI interrupt source enabled EUTX Description ESCP Description Interrupt source is masked 0 0 Interrupt source is masked 1 UART Transmitter Ready interrupt source enabled SIM Card Tx, Rx, or Error interrupt 1 source enabled ESMPD Description 0 Interrupt source is masked ETPW Description SIM Auto Power Down interrupt Interrupt source is masked 1 0 source enabled General Purpose Timer/PWM 1 interrupt source enabled EURX Description 0 Interrupt source is masked EPIT Description **UART Receiver Ready interrupt** 1 0 Interrupt source is masked source enabled 1 Periodic Interrupt Timer interrupt source enabled 31 29 28 26 25 23 22 20 19 17 16 30 27 24 21 18 EURX ESMPD EUTX EPT2 EPT1 EPT0 EPTM EQSPI EMDI ESCP ETPW EPIT * * 0 0 0 0 NOTE:NIER can only be written as a 32-bit * = Reserved,



MC	U Interrupts				F						
	-				_	EINT4	luntour		escript		
	NIER		Γ			0		•	rce is m	e enable	d
	Lower Halfword				L			interrup	1 300100		<u>.</u>
Nori	nal Interrupt Enable Register Lower Halfword					EINT3		D	escript	ion	
	Reset = \$0000					0	Interr	upt sou	rce is m	asked	
	Read/Write					1	INT3	interrup	ot source	e enable	ed .
					Г	EINT2		D	escript	ion	
EINT5	Description					0	Interr		rce is m		
0	Interrupt source is masked]—	—			1	INT2	interrup	ot source	e enable	d
1	INT5 interrupt source enabled									_	
EINT6	Description	٦			_	EINT1	luntour		escript		
0	Description Interrupt source is masked					0		-	rce is m	e enable	
1	INT6 interrupt source enabled	-			L			interrup	. 300100		<u>.</u>
	F					EINT0		D	escript	ion	
EINT7	Description					0	Interr	upt sou	rce is m	asked	
0	Interrupt source is masked					1	INT0	interrup	ot source	e enable	d
1	INT7 interrupt source enabled				Г	ES2		D	escript	ion	
EURTS	Description	ר				0	Interr		rce is m		
0	Interrupt source is masked	-			-	1	Softw	are Inte	errupt 2	source e	enabl
1	UART RTS Delta interrupt source enabled					ES1		D	escript	ion	
						0	Interr	upt sou	rce is m	asked	
EKPD	Description					1	Softw	are Inte	errupt 1	source	enabl
0	Interrupt source is masked					ES0		П	escript	ion	
1	Keypad Interface interrupt source enabled					0	Interr		rce is m		
						1		-		source e	enabl
15	14 13 12 11 10	9	8	7	6	5	4	3	2	1	0
		EINT4	EINT3	EINT2	EINT1	EINT0	*	*	ES2	ES1	ES

DSP56652 User's Manual



FIER 0 Interrupt source is mas 0 Interrupt source is masked 1 Protocol Timer MCU0 is source is masked 1 Protocol Timer MCU1 interrupt source is masked 0 Interrupt source is masked 1 Protocol Timer MCU1 interrupt source is masked 1 Obscription 0 Interrupt source is masked 1 Obscription 1 Protocol Timer MCU2 interrupt source is masked 1 Obscription 1 UART Transmitter Ready interrupt source is masked 1 SIM Auto Power Down interrupt source is masked 1 SIM Auto Power Down interrupt source is masked 1 SIM Auto Power Down interrupt source is masked 1 UART Transmitter Ready interrupt source is masked 1 General Purpose Timer 1 UART Receiver Ready interrupt source is masked 1 General Purpose Timer 1 UART Receiver Ready interrupt source is masked 1 General Purpose Timer 1 UART Receiver Ready interrupt source is masked 1 General Purpose Timer 1 UART Receiver Ready interrupt source is masked <th>MC</th> <th>U Interrupts</th> <th></th> <th></th> <th>F</th> <th>FPT0</th> <th></th> <th>De</th> <th>escripti</th> <th>ion</th> <th></th>	MC	U Interrupts			F	FPT0		De	escripti	ion	
Upper Halfword Fast Interrupt Enable Register Upper Halfword Address = \$0020_0008 Reset = \$0000 Reset = \$0000 ReadWrite EFPT1 Description 0 Interrupt source is masked 1 Protocol Timer MCU1 interrupt source enabled EFPT2 Description 0 Interrupt source is masked 1 Protocol Timer MCU2 interrupt source enabled EFPT2 Description 0 Interrupt source is masked 1 Protocol Timer MCU2 interrupt source enabled EFVTX Description 0 Interrupt source is masked 1 UART Transmitter Ready interrupt source enabled EFSMPD Description 0 Interrupt source is masked 1 SIM Card Tx, Rx, or Err source enabled EFTWX Description 0 Interrupt source is masked 1 SIM Card Tx, Rx, or Err source enabled EFTWX Description 0 Interrupt source is masked 1 General Purpose Time interrupt source is masked						-	Interr		-		
Upper Halfword EFPTM Description 0 Interrupt source is masked 1 Protocol Timer Interrupt source is masked 0 Interrupt source is masked 0 Interrupt source is masked 1 Protocol Timer MCU1 interrupt source is masked 0 Interrupt source is masked 1 Protocol Timer MCU2 interrupt source is masked 0 Interrupt source is masked 1 Protocol Timer MCU2 interrupt source is masked 0 Interrupt source is masked 1 Protocol Timer MCU2 interrupt source is masked 0 Interrupt source is masked 1 UART Transmitter Ready interrupt source is masked 1 SIM Card Tx, Rx, or Ensource enabled EFSMPD Description 0 Interrupt source is masked 1 1 SIM Auto Power Down interrupt source is masked 1 General Purpose Timer interrupt source enabled EFURX Description 0 Interrupt source is masked 1 0 Interrupt source is masked 1 General Purpose Timer interrupt source enabled EFURX Description 0 Interrupt source is masked 1 0 Interrupt source is masked 1		Jpper Halfword				-	Proto	col Time	er MCU		ot
Address = \$0020_0008 Reset = \$0000 Read/Write 0 Interrupt source is masked 1 Protocol Timer MCU1 interrupt source is masked 1 Protocol Timer MCU1 interrupt source is masked 0 Interrupt source is masked 1 Protocol Timer MCU2 interrupt source is masked 1 UART Transmitter Ready interrupt source is masked 1 UART Transmitter Ready interrupt source is masked 1 SIM Auto Power Down interrupt source is masked 1 SIM Auto Power Down interrupt source is masked 1 SIM Auto Power Down interrupt source is masked 1 General Purpose Timer interrupt source is masked 1 General Purpose Timer interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 UART Receiver Read	1 43	Upper Halfword			F	EDTM		Do	ecrinti	ion	
Bead/Write 1 Protocol Timer interrup enabled 0 Interrupt source is masked 0 Interrupt source is masked 1 Protocol Timer MCU1 interrupt source is masked 0 Interrupt source is masked 0 Interrupt source is masked 0 Interrupt source is masked 0 Interrupt source is masked 0 Interrupt source is masked 1 Protocol Timer MCU2 interrupt source is masked 0 Interrupt source is masked 1 UART Transmitter Ready interrupt source is masked 0 Interrupt source is masked 1 UART Transmitter Ready interrupt source is masked 1 SIM Card Tx, Rx, or Err source enabled EFSMPD Description 0 Interrupt source is masked 1 1 SIM Auto Power Down interrupt source is masked 1 General Purpose Timer interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 General Purpose Timer interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 General Purpose Timer interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 General Purpose Timer interrupt source is masked 1							Inter		-		
EFPT1 Description 0 Interrupt source is masked 1 Protocol Timer MCU1 interrupt source is masked 0 Interrupt source is masked 0 Interrupt source is masked 1 Protocol Timer MCU2 interrupt source is masked 0 Interrupt source is masked 1 Protocol Timer MCU2 interrupt source is masked 1 Protocol Timer MCU2 interrupt source is masked 1 Protocol Timer MCU2 interrupt source is masked 0 Interrupt source is masked 1 UART Transmitter Ready interrupt source is masked 1 UART Transmitter Ready interrupt source is masked 1 SIM Card Tx, Rx, or Err source enabled EFSMPD Description 0 Interrupt source is masked 1 SIM Auto Power Down interrupt source is masked 1 SIM Auto Power Down interrupt source is masked 1 General Purpose Timer interrupt source enabled EFURX Description 0 Interrupt source is masked 1 General Purpose Timer interrupt source enabled 1 General Purpose Timer interrupt source is masked						-	Proto	col Time			e
1 Protocol Timer MCU1 interrupt source is masked 0 Interrupt source is masked 1 Protocol Timer MCU2 interrupt source is masked 1 UART Transmitter Ready interrupt source is masked 1 UART Transmitter Ready interrupt source is masked 1 UART Transmitter Ready interrupt source is masked 1 SIM Card Tx, Rx, or Err source enabled EFSMPD Description 0 Interrupt source is masked 1 SIM Auto Power Down interrupt source is masked 1 SIM Auto Power Down interrupt source is masked 1 General Purpose Timer interrupt source enabled EFURX Description 0 Interrupt source is masked 1 General Purpose Timer interrupt source enabled EFURX Description 0 Interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 UART Receiver	EFPT1	Description]				enab	led			
1 Protocol Timer MCU1 interrupt source is mass 0 Interrupt source is masked 0 Interrupt source is masked 1 Protocol Timer MCU2 interrupt source is masked 1 Protocol Timer MCU2 interrupt source is masked 1 Protocol Timer MCU2 interrupt source is masked 0 Interrupt source is masked 1 UART Transmitter Ready interrupt source is masked 1 UART Transmitter Ready interrupt source is masked 1 UART Transmitter Ready interrupt source is masked 1 SIM Card Tx, Rx, or Err source enabled EFSMPD Description 0 Interrupt source is masked 1 SIM Auto Power Down interrupt source is masked 1 SIM Auto Power Down interrupt source enabled EFURX Description 0 Interrupt source is masked 1 General Purpose Timer interrupt source enabled EFURX Description 0 Interrupt source is masked 1 UART Receiver Ready interrupt 0 Interrupt source is masked 1 UART Receiver Ready interrupt 0 Interrupt sou	0	Interrupt source is masked	ļ		E	FQSPI		De	scripti	ion	
EFPT2 Description 0 Interrupt source is masked 1 Protocol Timer MCU2 interrupt source is masked 1 Protocol Timer MCU2 interrupt source is masked 0 Interrupt source is masked 1 UART Transmitter Ready interrupt source is masked 1 UART Transmitter Ready interrupt source is masked 1 SIM Card Tx, Rx, or Err source enabled 0 Interrupt source is masked 1 SIM Card Tx, Rx, or Err source enabled 0 Interrupt source is masked 1 SIM Auto Power Down interrupt source is masked 1 General Purpose Timer interrupt source enabled 0 Interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 Periodic Interrupt source is masked	1						Interr		-		
O Interrupt source is masked 1 Protocol Timer MCU2 interrupt source is masked 0 Interrupt source is masked 0 Interrupt source is masked 0 Interrupt source is masked 1 UART Transmitter Ready interrupt source is masked 1 SIM Card Tx, Rx, or Err source enabled EFSMPD Description 0 Interrupt source is masked 1 SIM Auto Power Down interrupt source is masked 1 General Purpose Timer interrupt source enabled 1 UART Receiver Ready interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 Periodic Interrupt source is masked			J []			1	QSP	l interrup	t source	e enablec	b
1 Protocol Timer MCU2 interrupt source is mass 0 Interrupt source is masked 0 Interrupt source is masked 1 UART Transmitter Ready interrupt source is masked 1 SIM Card Tx, Rx, or Err source enabled EFSMPD Description 0 Interrupt source is masked 1 SIM Auto Power Down interrupt source enabled EFURX Description 0 Interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 Periodic Interrupt source is masked		•									
Source enabled Image of the sector of mass EFUTX Description 0 Interrupt source is masked 1 UART Transmitter Ready interrupt source is masked 1 UART Transmitter Ready interrupt source is masked 1 UART Transmitter Ready interrupt source is masked 1 SIM Card Tx, Rx, or Err source enabled EFSMPD Description 0 Interrupt source is masked 1 SIM Auto Power Down interrupt source is masked 1 SIM Auto Power Down interrupt source is masked 1 General Purpose Timer interrupt source enabled EFURX Description 0 Interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 Description 0 Interrupt source is masked 1 Description 0 Interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 Periodic Interrupt Timed	-	•			E						
EFUTX Description 0 Interrupt source is masked 1 UART Transmitter Ready interrupt source enabled 0 Interrupt source is masked 1 SIM Card Tx, Rx, or Ern source enabled 0 Interrupt source is masked 1 SIM Auto Power Down interrupt source is masked 1 SIM Auto Power Down interrupt source is masked 1 General Purpose Timer interrupt source enabled 1 General Purpose Timer interrupt source enabled 0 Interrupt source is masked 1 General Purpose Timer interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 Periodic Interrupt Timer	'					-		•			
0 Interrupt source is masked 1 UART Transmitter Ready interrupt source enabled 0 Interrupt source is masked 1 SIM Card Tx, Rx, or Err source enabled 0 Interrupt source is masked 0 Interrupt source is masked 1 SIM Auto Power Down interrupt source is masked 1 SIM Auto Power Down interrupt source is masked 1 SIM Auto Power Down interrupt source enabled 0 Interrupt source is masked 1 General Purpose Timer interrupt source enabled 0 Interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 Periodic Interrupt Source is masked	FEUTY	Description	,			I		menupt	source	enableu	
1 UART Transmitter Ready interrupt source is mask source enabled 1 SIM Card Tx, Rx, or Err source enabled 0 Interrupt source is masked 1 SIM Auto Power Down interrupt source is masked 1 SIM Auto Power Down interrupt source is masked 1 General Purpose Timer interrupt source is masked 0 Interrupt source is masked 1 General Purpose Timer interrupt source enabled 0 Interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 Periodic Interrupt Timer	-		-		E	FSCP		De	scripti	ion	
source enabled 1 SIM Card Tx, Rx, or Err EFSMPD Description 0 Interrupt source is masked 1 SIM Auto Power Down interrupt source enabled 0 Interrupt source is masked 1 General Purpose Timer interrupt source enabled 0 Interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 Periodic Interrupt Timer	-	•				0	Interr	upt sourc	ce is m	asked	
0 Interrupt source is masked 1 SIM Auto Power Down interrupt source enabled 0 Interrupt source is masked 1 General Purpose Timer interrupt source enabled 0 Interrupt source is masked 0 Interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 Periodic Interrupt Timer						1	SIM (sourc	Card Tx, ce enable	Rx, or l ed	Error inte	rru
1 SIM Auto Power Down interrupt source is mass source enabled 0 Interrupt source is masked 0 Interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 Description 0 Interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 Periodic Interrupt Timed			-								
Source enabled 1 General Purpose Times interrupt source enable EFURX Description 0 Interrupt source is masked 1 UART Receiver Ready interrupt source enabled 0 Interrupt source is masked 1 Description 0 Interrupt source is masked 1 UART Receiver Ready interrupt source enabled	-	•	-1		E				-		
EFURX Description 0 Interrupt source is masked 1 UART Receiver Ready interrupt source is masked 0 Interrupt source is masked 1 UART Receiver Ready interrupt source is masked 1 Periodic Interrupt Time	1				_	-	Gene	eral Purpo	ose Tirr	ner/PWM	
1 UART Receiver Ready interrupt source is mas 0 Interrupt source is mas 1 Periodic Interrupt Time	EFURX	Description	1				Interi			heu	
source enabled	0	•	$\frac{1}{2}$		E	FPIT		De	scripti	ion	
I Periodic Interrupt Time	1					0	Interr	upt sourc	ce is m	asked	
			<u></u>			1	Peric	dic Interr	rupt Tin	ner interru	upt
31 30 29 28 27 26 25 24 23 22 21 20 19 18	1 1 31 31	0 29 28 27 26	1 25 24	1 23	1 22	21	20	19	18	ו 17	
						21 *	20 *	19 *	18	17 EFTPW	E



MCU Interrupts					Γ	EFINT	4	Description					
FIER Lower Halfword Fast Interrupt Enable Register						0		Interrupt source is masked					
					F	1		•	pt source		d		
					с Г								
Lower Halfword					-	EFINT			Descript				
	Reset = \$0000 Read/Write					0			urce is m		d		
					L	I	INTE	merru	pt source	enable	u		
		_				EFINT	2	C	Descript	ion			
EFINT5	Description	_				0	Inter	rupt sou	urce is m	asked			
0	Interrupt source is masked	_				1	INT2	? interru	pt source	enable	d		
1	INT5 interrupt source enabled				Γ	EFINT	1		Descript	ion			
EFINT6	Description	7				0			urce is m				
0	Interrupt source is masked	1	_		F	1		-	pt source		d		
1	INT6 interrupt source enabled				Г		-						
	D	-			-	EFINT	-		Descripti				
EFINT7	Description Interrupt source is masked	_				0		-	urce is m		d		
1	INT7 interrupt source enabled	_			L			menu			<u> </u>		
						EFS2		D	Descript	ion			
EFURTS	Description					0		•	urce is m				
0	Interrupt source is masked					1	Soft	Software Interrupt 2 source enal			nab		
1	UART RTS Delta interrupt source enabled					EFS1		Description					
EFKPD	Description	-				0		-					
0	Interrupt source is masked	-			L	1	5010	Software Interrupt 1 source enab					
1	Keypad Interface interrupt source				[EFS0		D	Descript	ion			
enabled						0	Inter	rupt sou	urce is m	asked			
						1	Soft	ware Int	errupt 0	source e	nab		
	14 13 12 11 10	9	8	7	6	5	4	3	2	1	0		
* EF	KPD EFURTS EFINT7 EFINT6 EFINT5	EFINT4	EFINT	EFINT	2 EFINT	1 EFINT	⁻ 0 *	*	EFS2	EFS1	EF		

DSP56652 User's Manual




Application: _ Date: _ Programmer: _____ **MCU Interrupts** NPT0 Description **NIPR** 0 No interrupt pending Protocol Timer MCU0 interrupt 1 Upper Halfword request pending Normal Interrupt Pending Register Upper Halfword NPTM Description Address = \$0020_000C Reset = \$0000 0 No interrupt pending Read/Write Protocol Timer interrupt request 1 pending NPT1 Description 0 No interrupt pending NQSPI Description 1 Protocol Timer MCU1 interrupt 0 No interrupt pending request pending 1 QSPI interrupt request pending NPT2 Description No interrupt pending 0 NMDI Description 1 Protocol Timer MCU2 interrupt 0 No interrupt pending request pending 1 MDI interrupt request pending NUTX Description NSCP Description No interrupt pending 0 0 No interrupt pending 1 UART Transmitter Ready interrupt request pending SIM Card Tx, Rx, or Error interrupt 1 request pending NSMPD Description 0 No interrupt pending NTPW Description SIM Auto Power Down interrupt 1 0 No interrupt pending request pending General Purpose Timer/PWM 1 interrupt request pending NURX Description 0 No interrupt pending NPIT Description **UART Receiver Ready interrupt** 1 No interrupt pending 0 request pending 1 Periodic Interrupt Timer interrupt request pending 31 29 28 27 26 25 23 22 20 19 17 16 30 24 21 18 NURX NSMPD NUTX NPT2 NPT1 NPT0 NPTM NQSPI NMDI NSCP NTPW NPIT * * 0 0 0 0 NOTE:NIPR can only be written as a 32-bit * = Reserved,



MCU Interrupts					NINT4	Description					
NIPR Lower Halfword				0	No interrupt pending						
					1	INT4 interrupt request pending					
	LOWEI ΠαΠWOIU nal Interrupt Pending Register			L							
Nom	Lower Halfword				NINT3		De	escript	ion		
	Address = \$0020_000E Reset = \$0000				0		errupt p	-			
	Read/Write			l	1	INT3 ir	iterrupt	reques	st pendi	ing	
				[NINT2		De	escript	ion		
NINT5	Description				0	No inte	errupt p				
0	No interrupt pending				1	INT2 interrupt request pending					
1	INT5 interrupt request pending			L r						-	
		1			NINT1			escript			
NINT6	Description				0		errupt p	-			
0	No interrupt pending				1	INT1 ir	iterrupt	reques	st pendi	ing	
1	INT6 interrupt request pending			[NINT0		De	script	ion		
NINT7	Description	1			0	No interrupt pending					
0	No interrupt pending				1	INT0 ir	nterrupt	reque	st pendi	ing	
1	INT7 interrupt request pending			r							
					NS2			escript			
NURTS	Description				0		errupt p	-			
0	No interrupt pending			[1	Softwa	re Inter	rupt 2 r	equest	pend	
1	UART RTS Delta interrupt request pending			[NS1		De	escript	ion		
L					0	No inte	errupt p	-			
NKPD	Description				1	Software Interrupt 1 request per			pend		
0	No interrupt pending										
1	Keypad Interface interrupt request pending				NS0			escript			
	ponding				0		errupt p	-			
				l	1	Sottwa	re inter	rupt 0 r	equest	pena	
					•				•		

DSP56652 User's Manual





Programmer's Data Sheets



MC	U Interrupts			Г	FINT4		Descript	tion	
	FIPR .	-			0	No interr	rupt pending		
				+	1		errupt reque	-	ing
	Lower Halfword			L					
Fas	t Interrupt Pending Register Lower Halfword				FINT3		Descript	tion	
	Address = \$0020_0012				0	No interr	rupt pending	3	
	Reset = \$0000 Read/Write				1	INT3 inte	errupt reque	est pendi	ng
				Г	FINT2		Descript	tion	
FINT5	Description	1			0	No interr	rupt pending		
0	No interrupt pending	└		ŀ	1		errupt reque	•	ing
1	INT5 interrupt request pending			L				· · · · · · · · · · · · · · · · · · ·	
					FINT1		Descrip	tion	
FINT6	Description	-			0		rupt pending	-	
0	No interrupt pending				1	INT1 inte	errupt reque	st pendi	ng
1	INT6 interrupt request pending			Г	FINT0		Descrip	tion	
FINT7	Description	1			0	No interr	rupt pending		
0	No interrupt pending			ŀ	1	INT0 inte	errupt reque	est pendi	ing
1	INT7 interrupt request pending			L T					
					FS2		Descrip		
FURTS	Description		[0		rupt pending	-	
0	No interrupt pending				1	Software	Interrupt 2	request p	pena
1	UART RTS Delta interrupt request pending			Γ	FS1		Descript	tion	
	1				0	No interr	rupt pending	<u>д</u>	
FKPD	Description				1	Software	Interrupt 1	request p	pend
0	No interrupt pending								
1	Keypad Interface interrupt request pending				FS0	Nie liete w	Descrip	-	
					0		rupt pending Interrupt 0	•	nond
		_			I	Soliware	interrupt o		Jenu
			7						
	14 13 12 11 10					4			(


DSP56652 User's Manual



											Date:				
-											Progra	ammer	:		
MC	CU	In	ter	rup	ots										
						Intern L Add	Der H upt Cor Jpper H ress = \$ Reset = Read	Alfw htrol Re lalfword 50020_0 \$0000 /Write	gister d 0014						
					Ac	cessible	Only in	1 Superv	/ISOF MC	de					
31	30 *	29 *	28 *	27 *	26 *	25 *	24 *	23 *	22 *	21 *	20 *	19 *	18 *	17	16
0	0 \$(0	0	0	0	0	0	0	0	0	0	0	0	0	0
			I	1											
						Interro	ver H upt Cor	R alfw	gister						
					Ac	Interro	Ver H upt Cor .ower H Reset = Read	Halfw Introl Re Ialfword \$0000 Write	gister d	ode					
					Ac	Interro L	Ver H upt Cor .ower H Reset = Read	Halfw Introl Re Ialfword \$0000 Write	gister d		urce N	Jumb	er		
EN			Docori	ntion	Ac	Interro L	Ver H upt Cor .ower H Reset = Read	Halfw Introl Re Ialfword \$0000 Write	gister d		urce N	Jumb	er		
EN	Pri		Descrij	-		Interro L	Ver H upt Cor .ower H Reset = Read	Halfw Introl Re Ialfword \$0000 Write	gister d		urce N	Jumb	er		
EN 0 1		iority ha	rdware	ption disabled	d	Interro L	Ver H upt Cor .ower H Reset = Read	Halfw Introl Re Ialfword \$0000 Write	gister d	Sou	urce N				
0		iority ha	rdware	disabled	d	Interro L	Ver H upt Cor .ower H Reset = Read	Halfw Introl Re Ialfword \$0000 Write	gister d	Sou					
0		iority ha	rdware	disabled	d	Interro L	Ver H upt Cor .ower H Reset = Read	Halfw Introl Re Ialfword \$0000 Write	gister d	Sou					
0 1	Pri	iority ha iority ha	rdware rdware	disabled	d d		ver H upt Cor .ower H Reset = Read • Only ir	Halfw httrol Re Halfword \$0000 Write D Superv	gister d visor Mo	Vec	etor N	lumbo	er		
0		iority ha	rdware	disabled	d	Interro L	Ver H upt Cor .ower H Reset = Read	Halfw Introl Re Ialfword \$0000 Write	gister d	Sou				1 VEC1	0 VEC
0 1 1 15	Pri 14	iority ha iority ha	rdware rdware	disabled disabled	d d 10	Interri L cessible	ver H upt Cor .ower H Reset = Read • Only ir	Halfw httrol Re Halfword \$0000 Write h Superv Vorte h Superv 7	gister d visor Mo	_ Sou _ Vec	etor N	Jumbo	er 2		
0 1 1 15	Pri	iority ha iority ha 13 *	rdware rdware 12 *	disabled disabled	d d 10	Interri L cessible	ver H upt Cor .ower H Reset = Read • Only ir	Halfw httrol Re Halfword \$0000 Write h Superv Vorte	gister d visor Mo	_ Sou _ Vec	etor N	Jumbo	er 2		

Programmer's Data Sheets







-			
Λn	nlinnt	hon	
ADI	plicat	uon.	

Date:

Programmer: _____

			IATM	IAPL1	IAPL0	IRC	A Mode	Trigger Mode
		-	0	0	0	IRQ A di	sabled, no IPL	Level-sensitive
DSP Interr	unte	s †	0	0	1	IRQ A er	nabled, IPL = 0	Level-sensitive
	~P''		0	1	0		nabled, IPL = 1	Level-sensitive
IPRC		ŀ	0	1	1		nabled, IPL = 2	Level-sensitive
IFRU		ł	1	0	0	IRQ A di	sabled, no IPL	Edge-sensitive
Interrupt Priority Regis	er, Core	ŀ	1	0	1	IRQ A er	nabled, IPL = 0	Edge-sensitive
Address = X:\$FFF	F		1	1	0	IRQ A er	nabled, IPL = 1	Edge-sensitive
Reset = \$0000 Read/Write			1	1	1	IRQ A er	nabled, IPL = 2	Edge-sensitive
Reau/whie						, ada	Trimmer Mede	
	IBTM	IBPL1	0		RQ B Mo		Trigger Mode Level-sensitive	_
	0	0	1		enabled		Level-sensitive	-
	0	1	0		enabled B enabled		Level-sensitive	-
	0	1	1		enabled enabled		Level-sensitive	-
	1	0	0		disabled		Edge-sensitive	-
	1	0	1		enabled		Edge-sensitive	-
	1	1	0		enabled		Edge-sensitive	-
	1	1	1		enabled		Edge-sensitive	-
,,		I	1					-
ICTM ICP		_	IRQ C M		-	ger Mode		
0 0				d, no IPL		el-sensitive	_	
0 0				d, IPL = 0		el-sensitive	_	
0 1				d, IPL = 1		el-sensitive	_	
0 1				d, IPL = 2 d, no IPL		e-sensitive	-	
1 0				d, IPL = 0	-	e-sensitive	-	
				d, IPL = 1	-	e-sensitive	-	
				d, IPL = 2	-	e-sensitive	-	
	•			u, ii E – E				
IDTM IDPL1 IDPL0	IRQ D N			gger Mo				
	IQ D disable			/el-sensiti	-			
	Q D enable			/el-sensiti				
	Q D enable			/el-sensiti	-			
	Q D enable			/el-sensiti				
	Q D disable			ge-sensiti				
	IQ D enable			ge-sensiti ge-sensiti				
	Q D enable			ge-sensiti ge-sensiti				
		, n L – 1		90 00110111				
	Ĺ							
15 14 10 10		0 0				E		
15 14 13 12 * * * * *	11 1 IDTM IDF	0 9 PL1 IDPI		/ // ICPL1	6 ICPL0		4 3 2 PL1 IBPL0 IAT	
\$0								
φυ								



	··										Date:				
											Progra	ammer	:		
	F	dae	e P	ort	ı				Г	EPPAn		D	escript	ion	
		ag.			I				F	00	Pin II		evel-sen		
			PA	R						01	Pin IN	Tn defin	ed as ris	ing-edge	detect
Fd	lge Por				lietor					10	Pin IN	ITn defin	ed as fal	ling-edge	detect
		dress = Reset	\$0020_ = \$0000 d/Write	9000	,					11	Pin II falling	NTn def g-edge (ined as detect	both risi	ng- and
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PA7		PA6		PA5	-	PA4		PA3	EPI			PA1		PA0
E	dge Po	r t Data dress =	DD Directic \$0020_ = \$0000	on Regi 9002	ster					EPDDn 0 1		D s input s output	escript	ion	
		Rea	d/Write												
15	14	13	12	11	10	9	•	' 7	6	5	4	3	2	1	0
					-	-	8	-		-	-	-			
*	*	*	*	*	*	*	*	-		6 EPDD5	-	-			EPDD
*	* 0 \$	0	* 0	* 0	*	-	1	-		-	-	-			EPDD
	0 \$ Edg Ad	0 0 e Port dress = Reset Reau 13 * 0		0 2 egister 9004	* 0 \$ 10 * 0	* 0 50 9 * 0	*	-		5 EPDD5	-	EPDD3	EPDD2		0 EPDD
0	0 \$ Edg Ad 14 * 0 \$ Edg	0 e Port dress = Reset Reau 13 * 0 0 e Port dress = Reset Reset	0 PDF Data Re \$0020_ = \$00uu d/Write 12 *	0 egister 9004 11 * 0 gister 9006	* 0 \$ 10 * 0	* 0 50 9 *	* 0 8 *	EPDD7 7 EPD7 7	6 EPDD	 EPDD5 Port 5 EPD5 	EPDD4 t Data 4 EPD4 e Por	a Bits 3 EPD3 rt Fla 3	EPDD2 2 EPD2 gs 2 2	EPDD1 1 EPD1	0 EPD0
0 15 * 0	0 Edg Ad 14 * 0 \$ Edg Ad	0 e Port dress = Reset Read 13 * 0 0 e Port dress = Reset Reset Read	0 PDF Data Re \$0020_ = \$0000 d/Write 12 * 0 PFF Flag Re \$0020_ = \$0000 d/Write	0 egister 9004 11 * 0 egister 9006 0	* 0 \$ 10 * 0 \$	* 0 50 9 * 0 50	* 0 8 * 0	EPDD7	6 EPDD	 EPDD5 Port 5 EPD5 	4 EPD4 EPD4	a Bits 3 EPD3	EPDD2	EPDD1	0 EPD0
0	0 \$ Edg Ad 14 * 0 \$ Edg Ad	0 e Port dress = Reset Reset 13 * 0 0 EF Reset Reset Reset Reset Reset 13	0 PData Ree \$0020_ = \$0000 d/Write 12 * 0 PFFF Flag Re \$00020_ = \$00000 d/Write 12	0 egister 9004 11 * 0 egister 9006 0 11	* 0 \$ 10 * 0 \$	* 0 50 9 * 0 50	* 0 8 * 0	EPDD7 7 EPD7 7	6 EPDD	 EPDD5 Port 5 EPD5 	EPDD4 t Data 4 EPD4 e Por	a Bits 3 EPD3 rt Fla 3	EPDD2 2 EPD2 gs 2 2	EPDD1 1 EPD1	0 EPD0



_					Programmer:
				WIE	Description
	QSPI			0	Queue wraparounds do not cause hardware interrupts from QSPI to MCU
	SPCR			1	Queue wraparounds (QPWF flag set) cause hardware interrupts fron QSPI to MCU
Se	erial Port Control Register Address = \$0020_5F06				QSFI 10 MCO
	Reset = \$0000 Read/Write			TACE	Description
				0	Trigger accumulation for Queue 1 is disabled
TRCIE 0	Description Trigger collisions do not cause			1	Trigger accumulation for Queue 1 i enabled. Queues 0, 2, and 3 are
-	hardware interrupts from QSPI to MCU				unaffected
1	Trigger collisions cause hardware interrupts from QSPI to MCU			HALT	Description
				0	QSPI HALT is disabled
HLTIE	Description			1	QSPI HALT is requested
0	Hardware interrupts from QSPI to MCU caused by HALTA flag are disabled				
1	Hardware interrupts from QSPI to			DOZE	Description
	MCU caused by HALTA flag are enabled			0	QSPI ignores DOZE mode DOZE mode causes QSPI to halt a
I]			end of executing queue
QEn	Description				1
0	Queue n triggering is inactive			QSPE	Description
1	Queue n triggering is active on MCU or Protocol Timer triggers			- 0 1	QSPI disabled QSPI enabled
				I	QSPI enabled
CSPOLn	Description				
0	SPICSn is active low				
1	SPICSn is active high				
		1			
15 1	4 13 12 11 10	9 8	7	6 5	4 3 2 1 0
CSPOL4 CSF	POL3 CSPOL2 CSPOL1 CSPOL0 QE3 (QE2 QE1	QE0 HL	TIE TRCIE	WIE TACE HALT DOZE QSP



lication: _											Date:				
-											Progra	ammer	:		
		Q	SPI												
		ററ)					[HMD0		D	escript	ion	
			rol Reg							0	Quei	ue 0 halt	ts only a	t end of	queue
		ress = Reset	\$0020_ = \$0000 d/Write	5F08						1		ue 0 hal ndary	Its on ar	ny sub-q	ueue
LE0			Descri	ption								Doint	tor		
0	Qu	eue 0 r	eloadin	g disabl	ed		_				eue 0	POIII	lei		
1	Qu	eue 0 r	eloadin	g enable	əd										
]		
15	 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LE0 HI	MD0	*	*	*	*	*	*	*	*	QP05	QP04	QP03	QP02	QP01	QP00
		0	0	0	0	0	0	0	0						
						60									
									_						
		\sim								HMD1		D	escript	ion	
		QC	\mathbf{R}^{2}					Г		0			-	t end of	-
		ress =	rol Reg \$0020_	5F0A						1		ue 1 hal Idary	lts on ar	ny sub-q	ueue
			= \$000 d/Write	0											
										Tri	gger (Count	ter		
LE1			Descri	ption											
0	Qu			g disabl	ed	-				L					I
1	Qu	eue 1 r	eloadin	g enable	ed						1	Daire	tar		
						_					eue 1	rom			
													_		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LE1 H	MD1	*	*	*	*	TRCNT	3 TRCNT2	TRCNT1	TRCN	T0 QP15	QP14	QP13	QP12	QP11	QP10
		0	0	0	0										
						* =	Reser	ved,							



											Progra	ammer	·		
		Q	SPI												
		Ω		>					Γ	HMD2		De	escripti	on	
	014	eue Cont								0	Queu	ie 2 halt	s only a	t end of	queue
		dress = Reset		5F0C						1	Quei boun	ue 2 hal dary	ts on ar	ny sub-q	lueue
LE2			Descri	ption						Que	eue 2	Point	ter		
0		Queue 2 r		-	ed	_	_								
1		Queue 2 r		-											
													1		
15 LE2	14 HMD2	13	12	11	10	9	8	7	6	5 QP25	4 QP24	3 QP23	2 QP22	1 QP21	0 QP2
	TIMBE	0	0	0	0	0	0	0	0	Q. 20	Q. L.	Q. 20		GI EI	
					-	0	Ŭ								
	Que	eue Cont		- gister 3					[HMD3		De	escripti	on	
	Que Ac	eue Cont dress = Reset	trol Reg \$0020_ = \$000	gister 3 5F0E						0		ie 3 halt	s only a	t end of	-
	Que Ac	eue Cont dress = Reset	trol Reg \$0020_	gister 3 5F0E								ie 3 halt ie 3 hal	s only a		-
LE3	Ac	eue Cont ddress = Reset Read	trol Reg \$0020_ = \$0000 d/Write Descri	gister 3 5F0E 0 ption						0	Quei	ie 3 halt ie 3 hal	s only a	t end of	-
0	Ac	eue Cont ddress = Reset Read	trol Reg \$0020_ = \$0000 d/Write Descri	gister 3 5F0E 0 ption g disabl						0 1	Quei	ie 3 halt ue 3 hal dary	s only a ts on ar	t end of	-
	Ac	eue Cont ddress = Reset Read	trol Reg \$0020_ = \$0000 d/Write Descri	gister 3 5F0E 0 ption g disabl						0 1	Quei boun	ie 3 halt ue 3 hal dary	s only a ts on ar	t end of	-
0	Ac	eue Cont ddress = Reset Read	trol Reg \$0020_ = \$0000 d/Write Descri	gister 3 5F0E 0 ption g disabl						0 1	Quei boun	ie 3 halt ue 3 hal dary	s only a ts on ar	t end of	-
0 1		eue Cont ddress = Reset Read	trol Rec \$0020_ = \$0000 d/Write Descri reloadin reloadin	pister 3 5F0E 0 ption g disabl g enabl	ed					0 1 Que	Quei boun	e 3 halt le 3 hal dary Point	s only a ts on ar er	t end of ny sub-q	
0 1 1 15	Ac	Pue Cont ddress = Reset Read Dueue 3 r Dueue 3 r	trol Reg \$0020_ = \$0000 d/Write Descri	gister 3 5F0E 0 ption g disabl		9	8	7		0 1 Que	Quei boun	e 3 halt le 3 hal dary Point	s only a ts on ar ter	t end of ny sub-q	
0 1		Pue Cont ddress = Reset Read Dueue 3 r Dueue 3 r Dueue 3 r	trol Reg \$0020_ = \$0000 d/Write Descri reloadin reloadin	ption g disabl g enabl	ed 10 *	*	*	*	*	0 1 Que	Quei boun	e 3 halt le 3 hal dary Point	s only a ts on ar er	t end of ny sub-q	
0 1 1 15	Ac	Pue Cont ddress = Reset Read Dueue 3 r Dueue 3 r	trol Reg \$0020_ = \$0000 d/Write Descri reloadin reloadin	pister 3 5F0E 0 g disabl g enable	ed 10 * 0					0 1 Que	Quei boun	e 3 halt le 3 hal dary Point	s only a ts on ar ter	t end of ny sub-q	



					F	Programmer:
				ſ	QA1	Description
	QSPI				0	Queue 1 is not active
				ŀ	1	Queue 1 is active
	SPSR			L		1
	Serial Port Status Register			ŀ	QA0	Description
	Address = \$0020_5F10				0	Queue 0 is not active
	Reset = \$0000 Read/Write			L	1	Queue 0 is active
	nedd/write			ſ	HALTA	Description
QA2	Description				0	QSPI has not halted
0	Queue 2 is not active				1	QSPI has halted
1	Queue 2 is active			٦	TRC	Description
					0	Trigger collision has not occurred
QA3	Description			ł	1	Trigger collision has occurred
0	Queue 3 is not active			L		
1	Queue 3 is active				QPWF	Description
					0	Queue pointer has not wrapped arou
QX0	Description			L	1	Queue pointer has wrapped arour
0	Queue 0 is not executing			Γ	EOT3	Description
1	Queue 0 is executing		$ _{r}$		0	Queue 3 transfer not complete
QX1	Description			Ī	1	Queue 3 transfer complete
0	Queue 1 is not executing			- 	EOT2	Description
1	Queue 1 is executing				0	Queue 2 transfer not complete
	_				1	Queue 2 transfer complete
QX2	Description					
0	Queue 2 is not executing				EOT1	Description
1	Queue 2 is executing				0	Queue 1 transfer not complete
01/0	Description			L	1	Queue 1 transfer complete
QX3	Description Queue 3 is not executing			[EOT0	Description
1	Queue 3 is executing			$ _{\square}$	0	Queue 0 transfer not complete
I	Queue 5 15 executing				1	Queue 0 transfer complete
			L			
15	14 13 12 11 1		7	6	5	4 3 2 1 0
QX3	QX2 QX1 QX0 QA3 QA	A2 QA1 QA0	*	HALTA	TRC C	QPWF EOT3 EOT2 EOT1 EOT0
			0			

DSP56652 User's Manual



SCCRO Serial Channel Control Register 0 Address = \$0020_5F12 Reset = \$0000 Read/Write 000 1 SCK cycle delay 001 2 SCK cycles delay 011 8 SCK cycles delay 000 1 SCK cycles delay 010 4 SCK cycles delay 001 2 SCK cycles delay 011 8 SCK cycles delay 001 2 SCK cycles delay 010 4 SCK cycles delay 011 8 SCK cycles delay 110 64 SCK cycles delay 011 8 SCK cycles delay 111 128 SCK cycles delay 101 32 SCK cycles delay 111 128 SCK cycles delay 101 32 SCK cycles delay 111 128 SCK cycles delay 111 128 SCK cycles delay 111 128 SCK cycles delay 111 128 SCK cycles delay 111 128 SCK cycles delay 111 128 SCK cycles delay 111 128 SCK cycles delay 111 128 SCK cycles delay 111 128 SCK cycles delay 111 128 SCK cycles delay 111 128 SCK cycles delay 111 128 SCK cycles delay			QSPI				
Serial Channel Control Register 0 Address = \$0020_5F12 Reset = \$0000 Read/Write 001 2 SCK cycles delay 010 4 SCK cycles delay 011 8 SCK cycles delay 000 1 SCK cycles delay 011 8 SCK cycles delay 001 2 SCK cycles delay 011 8 SCK cycles delay 001 2 SCK cycles delay 011 8 SCK cycles delay 010 4 SCK cycles delay 110 64 SCK cycles delay 011 8 SCK cycles delay 111 128 SCK cycles delay 101 32 SCK cycles delay 111 128 SCK cycles delay 101 32 SCK cycles delay 111 128 SCK cycles delay 111 128 SCK cycles delay 111 128 SCK cycles delay 111 128 SCK cycles delay 111 Sample values are shown. SBF0 Description 000_000 SCK = MCU_CLK + 2 000_0000 SCK = MCU_CLK + 4 000_0111 SCK = MCU_CLK + 2 000_0000 SCK = MCU_CLK + 4 000_0100 SCK = MCU_CLK + 4 000_0100 SCK = MCU_CLK + 8 000_0100		C				CSCKDF0[0:2]	Assertion to Activation De
Address = \$0020_5F12 010 2 SCK Cycles delay Reset = \$0000 010 4 SCK cycles delay 011 8 SCK cycles delay 000 1 SCK cycles delay 001 2 SCK cycles delay 010 4 SCK cycles delay 011 8 SCK cycles delay 010 4 SCK cycles delay 011 8 SCK cycles delay 011 8 SCK cycles delay 011 8 SCK cycles delay 101 32 SCK cycles delay 101 32 SCK cycles delay 101 32 SCK cycles delay 111 128 SCK cycles delay </td <td></td> <td>_</td> <td></td> <td></td> <td></td> <td>000</td> <td>1 SCK cycle delay</td>		_				000	1 SCK cycle delay
Reset = \$0000 Read/Write 010 4 SCK cycles delay 011 8 SCK cycles delay 000 1 SCK cycle delay 000 1 SCK cycles delay 001 2 SCK cycles delay 001 4 SCK cycles delay 011 8 SCK cycles delay 101 32 SCK cycles delay 111 128 SCK cycles delay 000	Seria					001	2 SCK cycles delay
ATRO[0:2] Delay After Transfer 000 1 SCK cycle delay 001 2 SCK cycles delay 001 2 SCK cycles delay 010 4 SCK cycles delay 011 8 SCK cycles delay 010 16 SCK cycles delay 011 8 SCK cycles delay 101 32 SCK cycles delay 110 64 SCK cycles delay 111 128 SCK cycles delay SBFO Description 0 Data transferred MSB first 1 Data transferred LSB first 1 Description 00 SCK inactive at logic 1 100_0000 SCK = MCU_CLK + 2 000_0101 SCK = MCU_CLK + 16 100_0000						010	4 SCK cycles delay
ATR0[0:2] Delay After Transfer 000 1 SCK cycle delay 001 2 SCK cycles delay 010 4 SCK cycles delay 011 8 SCK cycles delay 101 32 SCK cycles delay 111 128 SCK cycles delay 101 32 SCK cycles delay 110 64 SCK cycles delay 111 128 SCK cycles delay SBF0 Description 0 Data transferred MSB first 1 Data transferred LSB first 0 SCK inactive at logic 1 1 SCK inactive at logic 1 1 SCK inactive at logic 0 000_0100 SCK = MCU_CLK + 10 100_0000 SCK = MCU_CLK + 8 000_0100			Read/Write		Г	011	8 SCK cycles delay
000 1 SCK cycle delay 001 2 SCK cycles delay 010 4 SCK cycles delay 011 8 SCK cycles delay 100 16 SCK cycles delay 101 32 SCK cycles delay 111 128 SCK cycles delay 0 Data transferred MSB first 1 Data transferred LSB first 0 SCK inactive at logic 1 1 SCK inactive at logic 0 000_0000 SCK = MCU_CLK + 4 <						100	16 SCK cycles delay
001 2 SCK cycles delay 010 4 SCK cycles delay 011 8 SCK cycles delay 100 16 SCK cycles delay 101 32 SCK cycles delay 101 32 SCK cycles delay 111 128 SCK cycles delay SBF0 Description 0 Data transferred MSB first 1 Data transferred LSB first 0 SCK inactive at logic 1 1 SCK inactive at logic 0 000_0000 SCK = MCU_CLK ÷ 8 000_0100 SCK = MCU_CLK ÷ 16 100_0000 SCK = MCU_CLK ÷ 16 100_0000 SCK = MCU_CLK ÷ 8 000_0100 SCK = MCU_CLK ÷ 16 100_0000 SCK = MCU_CLK ÷ 10 100_01011 SCK = MCU_CLK ÷ 10 100_01011 SCK = MCU_CLK ÷ 10 100_01011 SCK = MCU_CLK ÷ 14 <	DATR0[0):2]	Delay After Transfer			101	32 SCK cycles delay
010 4 SCK cycles delay 011 8 SCK cycles delay 100 16 SCK cycles delay 101 32 SCK cycles delay 110 64 SCK cycles delay 111 128 SCK cycles delay SBF0 Description 0 Data transferred MSB first 1 Data transferred LSB first 0 SCK inactive at logic 1 1 SCK inactive at logic 1 1 SCK inactive at logic 0 000_0111 SCK = MCU_CLK ÷ 4 000_0100 SCK = MCU_CLK ÷ 10 100_0000 SCK = MCU_CLK ÷ 10 100_0000 SCK = MCU_CLK ÷ 10 100_0101 SCK = MCU_CLK ÷ 504 111_1111 SCK = MCU_CLK ÷ 504	000		1 SCK cycle delay			110	64 SCK cycles delay
011 8 SCK cycles delay 100 16 SCK cycles delay 101 32 SCK cycles delay 110 64 SCK cycles delay 111 128 SCK cycles delay 111 128 SCK cycles delay 111 128 SCK cycles delay SBF0 Description 0 Data transferred MSB first 1 Data transferred LSB first 0 SCK inactive at logic 1 1 SCK inactive at logic 0 SCK inactive at logic 0 000_0000 SCK = MCU_CLK ÷ 8 000_0110 SCK = MCU_CLK ÷ 8 000_0100 SCK = MCU_CLK ÷ 10 100_0000 SCK = MCU_CLK ÷ 10 100_0000 SCK = MCU_CLK ÷ 10 100_01011 SCK = MCU_CLK ÷ 10 100_1011 SCK = MCU_CLK ÷ 504 111_1110 SCK = MCU_CLK ÷ 504	001		2 SCK cycles delay			111	128 SCK cycles delay
100 16 SCK cycles delay 101 32 SCK cycles delay 110 64 SCK cycles delay 111 128 SCK cycles delay 0 Data transferred MSB first 1 Data transferred LSB first 0 SCK inactive at logic 1 1 SCK inactive at logic 1 1 SCK inactive at logic 0 000_0000 SCK = MCU_CLK ÷ 4 000_0000 SCK = MCU_CLK ÷ 10 100_0000 SCK = MCU_CLK ÷ 10 100_0000 SCK = MCU_CLK ÷ 10 100_1011 SCK = MCU_CLK ÷ 10 100_1011 SCK = MCU_CLK ÷ 504 111_1110 SCK = MCU_CLK ÷ 504	010		4 SCK cycles delay			L I	
I01 32 SCK cycles delay 110 64 SCK cycles delay 111 128 SCK cycles delay 111 128 SCK cycles delay 111 128 SCK cycles delay SBF0 Description 0 Data transferred MSB first 1 Data transferred LSB first 0 SCK inactive at logic 1 1 SCK inactive at logic 1 1 SCK inactive at logic 0 POL0 Description 0 SCK inactive at logic 1 1 SCK inactive at logic 0 PHA0 Description 0 Data changes on first SCK transition	011		8 SCK cycles delay				
101 32 SCK cycles delay 110 64 SCK cycles delay 111 128 SCK cycles delay 111 128 SCK cycles delay SBF0 Description 0 Data transferred MSB first 1 Data transferred LSB first 0 SCK inactive at logic 1 1 SCK inactive at logic 0 PHA0 Description 0 Data changes on first SCK transition	100		16 SCK cycles delay				
Init 64 SCK cycles delay 111 128 SCK cycles delay All values for SCKDF0[0:6] are valid. SBF0 Description 0 Data transferred MSB first 1 Data transferred LSB first 0 SCK inactive at logic 1 1 SCK inactive at logic 0 PHA0 Description 0 Data changes on first SCK transition	101		32 SCK cycles delay				
Sample values are shown. SBF0 Description 0 Data transferred MSB first 1 Data transferred LSB first POL0 Description 0 SCK inactive at logic 1 1 SCK inactive at logic 0 000_0000 SCK = MCU_CLK ÷ 4 000_0001 SCK = MCU_CLK ÷ 16 100_0000 SCK = MCU_CLK ÷ 8 000_0100 SCK = MCU_CLK ÷ 96 111_1110 SCK = MCU_CLK ÷ 504 111_1111 SCK = MCU_CLK ÷ 1	110		64 SCK cycles delay				
BF0 Description 0 Data transferred MSB first 1 Data transferred LSB first 0 SCKDF0[0:6] Description 000_0000 SCK = MCU_CLK ÷ 2 000_0001 SCK = MCU_CLK ÷ 4 000_0111 SCK = MCU_CLK ÷ 16 1 SCK inactive at logic 1 1 SCK inactive at logic 0 0 SCK inactive at logic 0 0 Description 0 Description 0 Description 0 Description 0 Description 1 SCK inactive at logic 0 0 Description 0 Data changes on first SCK transition	111		128 SCK cycles delay			All values f	or SCKDF0[0:6] are valid.
0 Data transferred MSB first 1 Data transferred LSB first POL0 Description 0 SCK inactive at logic 1 1 SCK inactive at logic 0 SCK inactive at logic 0 SCK = MCU_CLK ÷ 4 000_0001 SCK = MCU_CLK ÷ 4 000_0111 SCK = MCU_CLK ÷ 16 1 SCK inactive at logic 0 SCK inactive at logic 0 000_0100 SCK = MCU_CLK ÷ 96 111_1110 SCK = MCU_CLK ÷ 504 111_1111 SCK = MCU_CLK ÷ 1						Samp	le values are shown.
SCKDF0[0:6] Description 0 Description 000_0000 SCK = MCU_CLK ÷ 2 000_0001 SCK = MCU_CLK ÷ 4 000_0001 SCK = MCU_CLK ÷ 4 0 SCK inactive at logic 1 100_0000 SCK = MCU_CLK ÷ 8 1 SCK inactive at logic 0 000_0111 SCK = MCU_CLK ÷ 8 0 OO0_0100 SCK = MCU_CLK ÷ 10 100_1011 SCK = MCU_CLK ÷ 96 111_1110 SCK = MCU_CLK ÷ 504 111_1111 SCK = MCU_CLK ÷ 1	LSBF0			_			
1 Data transferred LSB first 000_0000 SCK = MCU_CLK ÷ 2 000_0001 SCK = MCU_CLK ÷ 4 000_0111 SCK = MCU_CLK ÷ 4 000_0111 SCK = MCU_CLK ÷ 16 1 SCK inactive at logic 0 0 SCK inactive at logic 0 0 SCK = MCU_CLK ÷ 10 100_0000 SCK = MCU_CLK ÷ 8 000_0100 SCK = MCU_CLK ÷ 10 100_1011 SCK = MCU_CLK ÷ 96 111_1110 SCK = MCU_CLK ÷ 504 111_1111 SCK = MCU_CLK ÷ 1				_	1 I	SCKDF0[0:6]	Description
POL0 Description 0 SCK inactive at logic 1 1 SCK inactive at logic 0 PHA0 Description 0 Data changes on first SCK transition	1	Data	a transferred LSB first				SCK = MCU_CLK ÷ 2
POL0 Description 0 SCK inactive at logic 1 1 SCK inactive at logic 0 PHA0 Description 0 Data changes on first SCK transition						000_0001	SCK = MCU_CLK ÷ 4
0 SCK inactive at logic 1 1 SCK inactive at logic 0 PHA0 Description 0 Data changes on first SCK transition	CKPOL0		•	_			
PHA0 Description 0 Data changes on first SCK transition	-					 100_0000	
PHA0 Description 0 Data changes on first SCK transition 111_1110 SCK = MCU_CLK ÷ 96 111_1110 SCK = MCU_CLK ÷ 504	1	SC	K inactive at logic 0			000_0100	SCK = MCU_CLK ÷ 10
PHA0 Description 0 Data changes on first SCK transition 111_1110 SCK = MCU_CLK ÷ 504 111_1111 SCK = MCU_CLK ÷ 1	[]						
0 Data changes on first SCK transition 111 1111 SCK = MCU CLK ÷ 1						111 1110	
1 Data latches on first SCK transition	-		° .				SCK = MCU_CLK ÷ 1
	1	Data	a latches on first SCK transitior			_	
	-		a changes on first SCK transition			111_1110	SCK = MCU_CLK



_												Progr	ammer	r:		
		QS	SP													
	C		סר	-1						С	SCKDF1	[0:2]	Assert	ion to A	ctivation	ן ו
	_	_									000		1 SCK	cycle de	elay	-
Seria		innel C ess = \$		Regist	er 1						001		2 SCK	C cycles of	delay	_
		Reset =									010		4 SCK	C cycles of	delay	
		Read	/Write							_	011		8 SCK	C cycles of	delay	_
											100		16 SC	K cycles	delay	
DATR1[():2]	De	elay A	fter Tra	nsfer						101		32 SC	K cycles	delay	
000		1 SC	K cycle	delay							110		64 SC	K cycles	delay	
001		2 SC	K cycle	s delay							111		128 S	CK cycle	es delay	_
010		4 SC	K cycle	s delay												
011		8 SC	K cycle	s delay		_		1								
100		16 SC	CK cycl	es delay	/								М	CU_CLK	<	
101		32 SC	CK cycl	es delay	/					5	SCK =	3/904		+1)•(SC		<u>.</u>
110		64 SC	CK cycl	es delay	/										_	
111		128 5	SCK cy	cles dela	ау									DF1[0:6]		Id
10054						_						Samp	le value	s are sh	iown.	
LSBF1	Dat		Descri	•	- 1	_										
0				MSB fire		_				5	SCKDF1	[0:6]		Descr	iption	
1	Data	a transi	leneu	LSB firs							000_00	00	SCK =	MCU_C	CLK ÷ 2	
CKPOL1			Deceri	ntion		7					000_00	01	SCK =	MCU_C	CLK ÷ 4	
	804	< inacti	Descri	-		_					000_01	11	SCK =	MCU_C	CLK ÷ 16	3
1		< inacti		-		_				_	100_00	00	SCK =	MCU_C	CLK ÷ 8	
1	301	(macu	vealic								000_01	00	SCK =	MCU_C	CLK ÷ 10)
CPHA1			Descri	ntion							100_10	11	SCK =	MCU_C	CLK ÷ 96	3
0	Data			•	transition						111_11	10	SCK =	MCU_C	CLK ÷ 50)4
1					ransition	_					111_11	11	SCK =	MCU_C	CLK ÷ 1	
									-							
	4	13	12	11	10	9	8	7		6	5	4	3	2	1	_
CAPHA1 CKF	201111	SBF1	DATD12			0906012	MUSUKD11	ICCCKD	101906	INF16	SCKDF15	SCKDE1.	4ISCKDF1	RECKDETS		i IC



QSPI CCR2 mel Control Register 2 ess = \$0020_5F16 Reset = \$0000 Read/Write Delay After Transfer 1 SCK cycle delay 2 SCK cycles delay 4 SCK cycles delay 8 SCK cycles delay 16 SCK cycles delay 32 SCK cycles delay 64 SCK cycles delay				CSCKDF2[0:2] 000 001 010 011 100 101 110 111	Assertion to Activation Dela1 SCK cycle delay2 SCK cycles delay4 SCK cycles delay8 SCK cycles delay16 SCK cycles delay32 SCK cycles delay64 SCK cycles delay128 SCK cycles delay
Delay After Transfer 1 SCK cycles delay 4 SCK cycles delay 8 SCK cycles delay 16 SCK cycles delay 32 SCK cycles delay				000 001 010 011 100 101 110	1 SCK cycle delay 2 SCK cycles delay 4 SCK cycles delay 8 SCK cycles delay 16 SCK cycles delay 32 SCK cycles delay 64 SCK cycles delay
Delay After Transfer 1 SCK cycles delay 4 SCK cycles delay 8 SCK cycles delay 16 SCK cycles delay 32 SCK cycles delay				001 010 011 100 101 110	2 SCK cycles delay 4 SCK cycles delay 8 SCK cycles delay 16 SCK cycles delay 32 SCK cycles delay 64 SCK cycles delay
ess = \$0020_5F16 Reset = \$0000 Read/Write Delay After Transfer 1 SCK cycle delay 2 SCK cycles delay 4 SCK cycles delay 8 SCK cycles delay 16 SCK cycles delay 32 SCK cycles delay				010 011 100 101 110	4 SCK cycles delay 8 SCK cycles delay 16 SCK cycles delay 32 SCK cycles delay 64 SCK cycles delay
Reset = \$0000 Read/Write Delay After Transfer 1 SCK cycle delay 2 SCK cycles delay 4 SCK cycles delay 8 SCK cycles delay 16 SCK cycles delay 32 SCK cycles delay				011 100 101 110	8 SCK cycles delay 16 SCK cycles delay 32 SCK cycles delay 64 SCK cycles delay
Delay After Transfer 1 SCK cycle delay 2 SCK cycles delay 4 SCK cycles delay 8 SCK cycles delay 16 SCK cycles delay 32 SCK cycles delay				100 101 110	16 SCK cycles delay 32 SCK cycles delay 64 SCK cycles delay
1 SCK cycle delay 2 SCK cycles delay 4 SCK cycles delay 8 SCK cycles delay 16 SCK cycles delay 32 SCK cycles delay				101 110	32 SCK cycles delay 64 SCK cycles delay
1 SCK cycle delay 2 SCK cycles delay 4 SCK cycles delay 8 SCK cycles delay 16 SCK cycles delay 32 SCK cycles delay			-	110	64 SCK cycles delay
2 SCK cycles delay 4 SCK cycles delay 8 SCK cycles delay 16 SCK cycles delay 32 SCK cycles delay					
4 SCK cycles delay 8 SCK cycles delay 16 SCK cycles delay 32 SCK cycles delay			Į	111	128 SCK cycles delay
8 SCK cycles delay 16 SCK cycles delay 32 SCK cycles delay			L		•
16 SCK cycles delay 32 SCK cycles delay					
32 SCK cycles delay					
			Γ		MCU_CLK
64 SCK cycles delay				SCK =	KFD2[6]+1)•(SCKDF2[0:5]+1
128 SCK cycles delay					for SCKDF2[0:6] are valid.
-	1			Samp	ble values are shown.
Description					
				SCKDF2[0:6]	Description
transferred LSB first				000_0000	SCK = MCU_CLK ÷ 2
Description			Ī	000_0001	SCK = MCU_CLK ÷ 4
•			Γ	000_0111	SCK = MCU_CLK ÷ 16
-				100_0000	SCK = MCU_CLK ÷ 8
inactive at logic 0			Ī	000_0100	SCK = MCU_CLK ÷ 10
Description			Ī	100_1011	SCK = MCU_CLK ÷ 96
•			Ī	111_1110	SCK = MCU_CLK ÷ 504
				111_1111	SCK = MCU_CLK ÷ 1
	transferred MSB first transferred LSB first Description inactive at logic 1 inactive at logic 0 Description changes on first SCK transition latches on first SCK transition	transferred LSB first Description inactive at logic 1 inactive at logic 0 Description changes on first SCK transition	transferred LSB first	transferred LSB first	Description 000_0000 inactive at logic 1 000_0001 inactive at logic 0 000_0111 Description 100_0000 inactive at logic 0 000_0100 Description 100_1011 inactive son first SCK transition 111_1110



Annl	icatio	<u>.</u> .
ADDI	icalioi	1.

Date: _

CSCKDF3[0:2]

000

001

010

011

100

101

110

111

Programmer: _

Assertion to Activation Delay

1 SCK cycle delay

2 SCK cycles delay

4 SCK cycles delay

8 SCK cycles delay

16 SCK cycles delay

32 SCK cycles delay

64 SCK cycles delay

128 SCK cycles delay

QSPI SCCR3

Serial Channel Control Register 3 Address = \$0020_5F18 Reset = \$0000 Read/Write


Delay After Transfer
1 SCK cycle delay
2 SCK cycles delay
4 SCK cycles delay
8 SCK cycles delay
16 SCK cycles delay
32 SCK cycles delay
64 SCK cycles delay
128 SCK cycles delay

LSBF3	Description
0	Data transferred MSB first
1	Data transferred LSB first

CKPOL3	Description
0	SCK inactive at logic 1
1	SCK inactive at logic 0

delay]		
delay			
delay		SCK =	MCU_CLK
delay			2•{3(SCKFD3[6]+1)•(SCKDF3[0:5]+1)}
es delay]	All	values for SCKDF3[0:6] are valid.
	- I		Sample values are shown.
	1 1		

SCKDF3[0:6]	Description
000_0000	SCK = MCU_CLK ÷ 2
000_0001	SCK = MCU_CLK ÷ 4
000_0111	SCK = MCU_CLK ÷ 16
100_0000	SCK = MCU_CLK ÷ 8
000_0100	SCK = MCU_CLK ÷ 10
100_1011	SCK = MCU_CLK ÷ 96
111_1110	SCK = MCU_CLK ÷ 504
111_1111	SCK = MCU_CLK ÷ 1





		QSPI				
	C	SCCR4			CSCKDF4[0:2]	Assertion to Activation Del
	C	JUUN4			000	1 SCK cycle delay
Seria		annel Control Register 4 ress = \$0020_5F1A			001	2 SCK cycles delay
		Reset = $$0020_5FTA$			010	4 SCK cycles delay
		Read/Write			011	8 SCK cycles delay
					100	16 SCK cycles delay
DATR4[0):2]	Delay After Transfer	7		101	32 SCK cycles delay
000		1 SCK cycle delay			110	64 SCK cycles delay
001		2 SCK cycles delay]		111	128 SCK cycles delay
010		4 SCK cycles delay	1			
011		8 SCK cycles delay	1	ı İ		
100		16 SCK cycles delay	7			
101		32 SCK cycles delay	1		SCK =	MCU_CLK
110		64 SCK cycles delay	1		2•{3(SCI	<pre>KFD4[6]+1)•(SCKDF4[0:5]+</pre>
111		128 SCK cycles delay	1		All values f	or SCKDF4[0:6] are valid.
			_		Samp	le values are shown.
LSBF4		Description				
0	Dat	a transferred MSB first			SCKDF4[0:6]	Description
1	Dat	a transferred LSB first			000_0000	SCK = MCU_CLK ÷ 2
			_		000_0001	$SCK = MCU_CLK \div 4$
CKPOL4		Description			000_0111	SCK = MCU_CLK ÷ 16
0	SC	K inactive at logic 1			100_0000	SCK = MCU_CLK ÷ 8
1	SC	K inactive at logic 0			000_0100	$SCK = MCU_CLK \div 10$
			_		100_1011	SCK = MCU_CLK ÷ 96
CPHA4		Description			111_1110	SCK = MCU_CLK ÷ 504
0	Dat	a changes on first SCK transition			111_1111	$SCK = MCU_CLK \div 1$
1	Dat	a latches on first SCK transition				




											:	
С	QSPI Control F	RAM										
Ad	dress = \$0020_500						Г	CONT		D	escriptio	n
	Reset = \$000 Read/Write	0						0	Dea		hip selec	
							F	1			elect activ	
PAUSE 0 1	Descri Not a queue bour Queue boundary	-					Γ	PCS[0	:2]	Del	ay After	Transfer
-	,						t	000)	SPIC0	activated	
							F	001		SPIC1	activated	
								010)	SPIC2	activated	
								011		SPIC3	activated	
RE	Descri	ption					Ļ	100			activated	
0	Receive disabled						-	101		-		ne activated
1	Receive enabled							110		interru	–End-of-tr ot enabled	anster
								111		EOQ-I	End of que	eue
BYTE	Descri	ntion		7								
0	16-bit data			-	_							
1	8-bit data											
15 1	14 13 12	11	10	9	8	7	6	5	4	3	2	1 0
	* * *	*	*	*	*	*	BYTE	RE	PAUSE	CONT	PCS2	PCS1 PCS
*	0 0 0	0	0	0	0	0						



Junor	ו:										Date:				
											Progra	ammer	:		
		Q	SP	I											
		QF		R						QPCn		D	escript	ion	
								Г		0	Pin i	s GPIO	pin		
		dress =		Register _5F00	Ē.					1	Pin i	s QSPI	pin		
			= \$000 d/Write	0								i			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	QPC7 (SCK)		QPC5 (MISO)	QPC4 (CS4)	QPC3 (CS3)	QPC2 (CS2)	QPC1 (CS1)	QPC (CS0
0	0	0	0	0	0	0	0								
		dress = Reset			∍r					1	-	s input s outut			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	QDD7	QDD6	QDD5	QDD4	QDD3	QDD2	QDD1	QDD
0	0	0	0	0	0	0	0								
	QSF		Data Re	gister _5F04						Port	t Data	a Bits			
15	QSF Add	PI Port I dress = Reset Read	Data Re \$0020_ = \$00u d/Write	e gister _5F04 u	10	٩	8	7	6					1	
15 *	QSF	PI Port I dress = Reset	Data Re \$0020_ = \$00u	gister _5F04	10 *	9 *	8 *	7 QPD7	6 QPD6	- Port	t Data 4 QPD4	a Bits	2 QPD2	1 QPD1	0 QPD
	QSF Ada 14	PI Port I dress = Reset Read	Data Re \$0020_ = \$00u d/Write 12	e gister _5F04 u 11	-				-	5	4	3	2		-
*	QSF Add 14 *	PI Port I dress = Reset Read	Data Re \$0020_ = \$00u d/Write 12 *	egister _5F04 u 11	*	*	*		-	5	4	3	2		-





DSP56652 User's Manual



ication	:														
W:	atc	hd	oa	Tir	ne	r									
			-			•			Г	WDBG			escript	ion	
		W	CR						-	0	Wate	chdog T	imer no	t affecte	ed by
	Watc	h dog C dress =	ontrol F	Registe	r					1	-	ug mod		abled ir	Debu
	Au	Reset	\$0020_ = \$000 d/Write								mod	e			
WDE			Descri	-					Г	WDZE		D	escript	ion	
0		atchdog atchdog				_			F	0		chdog T	imer no	t affecte	ed by
•										1	Wate	E mode chdog T E mode	imer dis	sabled i	n
									L				;		
W	atcho	log T	ime-(Out											
		0													
15	14	13	12	11	10	9	8	7	6	5	4	3	 2	1	
WT5	WT4	WT3	WT2	WT1	WTO	*	*	*	*	*	*	*	WDE	WDBG	-
						0	0	0	0	0	0	0			
										\$0					
								SR							
							dog Se ress = S	60020_8	3002	r					
								= \$0000 /Write							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WS15	WS14	WS13	WS12	WS11	WS10	WS9	WS8	WS7	WS6	WS5	WS4	WS3	WS2	WS1	WS0
		I			1	1	1		1	1			1	1	1



									ammer			
								Flogi	ammer	·		
								1			•	
	PWM					_	TD	Time	ers are e	escript		- mode
							0	-	ers are e			
	TPWCR						I		ers are u	Isableu	IN DOZ	
						Г		1				
Time	rs and PWM Control Regis Address = \$0020_6000	ster				_	TE			escript		
	Reset = \$0000						0	-	ers are c			
	Read/Write						1	Time	ers are e	enabled		
PWE	Description					Γ	PSPW[0:2]		Descr	iption	
0	PWM counter is disabled		-				000		PWM p		r factor	= 1
1	PWM counter is enabled		1				001				r factor	
							010				r factor	
							011		PWM p	rescale	r factor	= 8
PWD	Description						100		PWM p	rescale	r factor	= 16
0	PWM counter is enabled i mode	in DOZE	Ξ				101		PWM p	rescale	r factor	= 32
1	PWM counter is disabled	in DOZ	F				110		PWM p	rescale	r factor	= 64
•	mode		_				111		PWM p	orescale	r factor	= 128
TDBG	Description						PST[0	:2]		Descr	iption	
0	Timer stops in Debug mo	de		-			000		Timer p	orescale	er factor	= 1
1	Timer runs in Debug mod	е					001		Timer p	orescale	er factor	= 2
							010		Timer p	orescale	er factor	= 4
							011		Timer p	orescale	er factor	= 8
PWDBG	Description						100		Timer p	orescale	er factor	= 16
0	PWM counter stops during mode	g Debu	э 📃	,			101		Timer p	orescale	er factor	= 32
1	PWM counter runs during	1 Debua	-				110		Timer p	orescale	er factor	= 64
•	mode	Dobug					111		Timer p	orescale	er factor	= 128
					L							
									1			
		10	9	8	7 TD	6 TE	5	4	3	2		0
	4 13 12 11				1 111	1 IF	IPSPW2	เหร่หพ1	PSPW0	PST2	PST1	PST0
*	* * * PWDBG		PWD	PWE								
*			PWD	PWE								



ication: _							Date:				
_							Progra	ammer	:		
	PWM										
						FO1			escrip		
						-				force	
	TPWMR				0	utput	Con	npare	1 fu	nction	l
Tim	ers and PWM Mode Register										
	Address = \$0020_6002										
	Reset = \$0000 Read/Write				IN	12[0:1]			escrip	tion	
						00	-	ture dis		dao sel	
		1				01 10			-	dge only	
FO3	Description					11	-	ure on a	-	-	Y
(Not pi	inned out)						υαρι		ing day	~	
FO4	Description	1									
-	Description		-		IN	11[0:1]		D	escrip	tion	
(Not pi	inned out)					00	-	ture dis			
					_	01				dge only	
PWP	Description	1				10	-			edge only	/
0	PWM pin active high	·				11	Capt	ure on a	any edg	e	
1	PWM pin active low										
		1									
					O	M1[0:1]		D	escrip	tion	
PWC	Description					00	Time	er disco	nnecte	d from pi	n
0	PWM disconnected from PWM pin					01	Togg	gle outp	ut pin		
1	PWM connected to PWM pin					10	Clea	r outpu	t pin		
						11	Set c	output p	in		
	14 13 12 11 10 WC PWP FO4 FO3 FO1 I		8 ['] M20	7 IM11	6 ['] IM10	5 *	4	3	2	1 0M11	0 OM10
			VIZU								
0						0	0	0	0		




ation: _														
_										Progra	ammer	:		
	D۱	NM						F						
								Ļ	IF1			escript		
									0	Time occu	r 1 Inpu rred	it Captui	re has no	ot
	TP\	NS	R						1	Time		it Captui	re has	
Tim	ers and PW Address =	\$0020_	6004	ster										
		= \$000 d/Write	0					Г	OF4			occurint	lon	
					_				0	Time	r 4 Out	escript	pare has	s not
IF2		Descri	-					f	1	Time	r 4 Out	out Com	pare has	S
0	Timer 2 In occurred	put Cap	ture has	not				L		occu	rred			
1	Timer 2 In occurred	put Cap	ture has											
								Г	OF3		D	escript	ion	
									0	Time	r 3 Out	-	pare has	s not
PWF		Descri	-		_			F	1	Time	r 3 Out	out Com	pare has	S
0	PWM com	-			_			L		occu	rred			
-	PWM corr		s occurr	eu										
								Г	OF1		D	escript	ion	
тоу		Descri	ption					F	0	Time	r 1 Out	out Com	pare has	s not
0	TCNT ove					\neg		-	1			out Com	pare has	s
1	TCNT ove	erflow ha	s occurr	ed					•	occu	rred			
	1				_									
PWO		Descri	-	0011110-0	_									_
0	PWCNT r				_	ך								
			40 0000	iicu										
15	14 13	12	11	10	9	8	 7	6	 5	4	3	 2	1	(
*	* *	*	*	*	*	*	PWO	TOV	PWF	IF2	IF1	OF4	OF3	0
0	0 0	0	0	0	0	0								
•	\$0			\$	0									
			1		* –	Rese	rved				1			




_											Progra	ammer	:		
	PV	VM							Г	IF1IE	Γ		oosinti		
									-		Intor	upt disa	escripti	on	
	TP	WIF	R							1	-	r 1 Inpu		e interrupt	
Time			6006	ister											
										OF4IE			escripti	on	
	1				-					0		rupt disa			
IF2IE 0	Interrupt di	Descrip isabled	otion		-					1	Time enab	r 4 Outp led	out Comp	are interru	ıpt
1	Timer 2 In enabled		ure inte	rrupt											
									Г	OF3IE		D	escripti	on	
					_				F	0	Inter	upt disa	-		
PWFIE 0	Interrupt di	Descrip	otion		_					1	-	r 3 Outp		are interru	upt
1	PWM Outp enabled		are inte	errupt					L		enau	ieu			
									Г	OF1IE		D	escripti	on	
TOVIE		Descrip	otion						F	0	Inter	rupt disa			
0	Interrupt di	sabled			-					1	Time	r 1 Outp		are interru	Jpt
1	TCNT ove	rflow inte	rrupt er	nabled							enab	led			
PWOIE		Descrip	otion		7										٦
0	Interrupt di	sabled			1_										
1	PWCNT ro	llover int	errupt e	enabled											
						L									
	14 13	12	11 *	10	9	8		7	6	5	4	3			0
	* *	*		*	*	*	PW	OIE	TOVIE	PWFIE	IF2IE	IF1IE	OF4IE	OF3IE O)F1
0	0 0 \$0	0	0	0 \$0	0	0									
					1		1								









Programmer's Data Sheets



cation: _														
_										Progra	ammer	:		
D		~l ⁻	T :											
Pr(otoc	OI	III	ier					TDZD		D	escript	ion	
									0	Proto	col Tim	ier ignor	es DOZI	E moo
			r						1	Proto		er stops	during	DOZE
	Ρ	ΓCF	1					l		linear				
		trol Reg												
	Address : Rese	= \$0020_ t = \$000												
	Re	ad/Write							MTER		D	escript	ion	
									0		e macro of macro		ion conti	inues
SPBP		Descri	iption						1	Activ	e macro ediately	o execut when H	ion halts LTR bit i	is set
0	Reference (RSPC) (e Slot Pr drives RS	escaler C	Counter	-					'End	_of_frán	ne_halt'	received	d
1	RSPC by	passed,	TICK dr	ives RS0	0									
									TIME		D	escript	ion	
									0	Proto			t disable	d unti
HLTR		Descri	iption							CFE	occurs			
0	Timer HA		-	t					1	imme	diately	after TE	t execute assertio	es on or
1	Timer HA	LT reque	ested							HAL	Γ state i	s exited		
CFCE		Descri	iption						TE		D	escript	ion	
0	Channel		-	lisabled					0	Proto		er disab		
1	Channel	Frame C	ounter e	nabled					1	Proto	col Tim	ier enab	led	
RSCE		Descri	iption											
0	Reference	e Slot Co	ounter di	sabled		\neg	L							
1	Referenc	e Slot Co	ounter ei	nabled										
15 1	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0
	* *	*	*	*	RSCE	CFCE	*	*	HLTR	SPBP	TDZD	MTER	TIME	TE
0	0 0	0	0	0			0	0						
	\$0													
			1		* - 1	Reser	uad				I			



ication: _					Date:
-					Programmer:
D				MCIE2	Description
Pro	otocol Timer			0	Interrupt disabled
				1	MCU Interrupt 2 enabled
	PTIER				1
P	T Interrupt Enable Register			MCIE1	Description
-	Address = \$0020_3802			0	Interrupt disabled
	Reset = \$0000 Read/Write			1	MCU Interrupt 1 enabled
		7		MCIE0	Description
DSIE	Description	_		0	Interrupt disabled
0	Interrupt disabled	- 1		1	MCU Interrupt 0 enabled
1	DSP Interrupt enabled				
		_		RSNIE	Description
DVIE	Description			0	Interrupt disabled
0	Interrupt disabled			1	Reference Slot Interrupt enabled
1	DSP Vector Interrupt enabled				
		л		CFNIE	Description
THIE	Description	-		0	Interrupt disabled
0	Interrupt disabled			1	Channel Frame Number Interrupt enabled
1	Timer HALT Interrupt enabled				enableu
TERIE	Description	1		CFIE	Description
0	Interrupt disabled	-		0	Interrupt disabled
1	Timer Error Interrupt enabled]		1	Channel Frame Interrupt enabled
*		9 8 DSIE *	7	6 5 MCIE2 MCIE1	4 3 2 1 0 MCIEO * RSNIE CFNIE CFII
0	0 0	0	0		0
		* = Reser	L		

Programmer's Data Sheets



				Г	DSPI		Description
Pro	otocol Timer				0	Interrunt h	las not occurred
				-	1		rupt event has occurred
	PTSR			L			
	FIJN			Г	MCUI2		Description
	PT Status Register Address = \$0020_3804				0	Interrupt h	as not occurred
	Reset = \$0000			-	1		rupt 2 event has occurre
	Read/Write			L			
	_	1		Γ	MCUI1		Description
DVI	Description	-			0	Interrupt h	as not occurred
0	Interrupt has not occurred			F	1	MCU Inter	rupt 1 event has occurre
1	DSP Vector Interrupt event has occurred			_			
	•	-			MCUI0		Description
THS	Description]			0	Interrupt h	as not occurred
0	Timer is not in HALT state				1	MCU Inter	rupt 0 event has occurre
1	Timer is in HALT state			Г			
		_			RSNI		Description
EOFE	Description			_	0		as not occurred
0	No error				1	has occuri	Slot Number Interrupt
1	End of Frame Error has occurred						
	·	,			CFNI		Description
MBUE	Description				0	Interrupt h	as not occurred
0	No error				1	Channel F event has	rame Number Interrupt
1	Macro Being Used Error has occurred					eventriae	
					CFI		Description
PCE	Description	1			0	Interrupt h	as not occurred
0	No error				1		rame Interrupt event has
1	Pin Contention Error has occurred					occurred	
		·					
	14 13 12 11 10	98	7	6	5	4 3	2 1 0
* P	PCE MBUE EOFE THS DVI [OSPI *	*	MCUI2	2 MCUI1	MCUI0 *	RSNI CFNI CF
0		0	0			0	



			JII						Γ	RXMA		D	escript	ion	
		PTI	=\/	R						0	Maci	ro not a			
		PT Ever								1	-		cro is a	ctive	
		ddress = Reset	-	3806						ACT				1	
ТХМА			Descri	ption						ACT	Fram		escript		
0	N	lacro not								1			e 1 activ	-	
1	Т	ransmit	nacro is	s active							1				
THIP 0	+ T	ïmer not	Descri	ption		_									
1	_	imer HA		oaress		_									
	_			•				-		_					
15	14	13	12 *	11 *	10 *	9 *	8	7 *	6	5	4	3 THIP	2 TXMA	1 RXMA	C AC
*	*														
*			0	0	0	0	0	0	0	0	0				
	0	0 \$0	₀ MR	0	0 \$	0	0	0	0	0 \$0	0				
* 0	0 ; me li	0 \$0 TI ddress = Reset		s Regis _3808	\$		0	0		\$0	ner In	terva	l Moo	dulus	
* 0	0 ; me li	0 \$0 TI ddress = Reset	MR Modulus \$0020_ = \$0000	s Regis _3808	\$			7		Tim Val	ner In	terva 3		dulus	
* 0 Tir	0 me li Ad	0 \$0 TI ddress = Reset Reset	MR fodulus \$0020_ = \$0000 d/Write	s Regis _3808 0	\$ ter	50	0 8 TIMV8			Tim Val	ner In ue		2		(TIN
* 0 Tir 15	0 me li Ad	0 \$0 TI ddress = Reset Reset Rea	MR fodulus \$0020_ = \$0000 d/Write 12	s Regis 3808 0	\$ ter 10	9	8	7	6	Tim Val	ner In ue 4	3	2	1	
* 0 Tir 15 *	0 me li Ad	0 \$0 TII ddress = Reset Read 13	MR fodulus \$0020_ = \$0000 d/Write 12 *	s Regis 3808 0 11 *	\$ ter 10 *	9 *	8	7	6	Tim Val	ner In ue 4	3	2	1	
* 0 Tir 15 *	0 me li Ad	0 \$0 T hterval M ddress = Reset Reset 13 * 0 \$0	MR fodulus \$0020_ = \$0000 d/Write 12 * 0	s Regis: 3808 0 11 * 0	\$ ter 10 *	9 *	8	7	6	Tim Val	ner In ue 4	3	2	1	
* 0 Tir 15 * 0	0 second second	0 \$0 T hterval M ddress = Reset Reset 13 * 0 \$0	MR Aodulus \$0020_ = \$0000 d/Write 12 * 0 TIC	11 * 0	\$ ter 10 * 0	9 *	8	7	6	5 Tim Val	er In ue 4 TIMV4	3 TIMV3	2	1 TIMV1	
* 0 Tir 15 * 0	0 me li Ac	0 \$0 TII hterval M ddress = Reset 13 * 0 \$0 C hel Time ddress = Reset	MR Aodulus \$0020_ = \$0000 d/Write 12 * 0 TIC Interva	11 * 0 1 Count 380A	\$ ter 10 * 0	9 *	8	7	6	5 Tim Val	er In ue 4 TIMV4	3 TIMV3	2 TIMV2	1 TIMV1	
* 0 Tir 15 * 0	0 me li Ac	0 \$0 TII hterval M ddress = Reset 13 * 0 \$0 C hel Time ddress = Reset	MR Aodulus \$0020_ = \$0000 d/Write 12 * 0 TIC Interva \$0020_ = \$0000	11 * 0 1 Count 380A	\$ ter 10 * 0	9 *	8	7	6	Tim Val	er In ue 4 TIMV4	3 TIMV3	2 TIMV2	1 TIMV1	



icatior	:: 												r:		
Ρ	roto	DCO	ol 1	Гin	ner										
Char	nel Time Addi	e Inter ress = Reset	val Moo \$0020_ = \$000 d/Write	dulus F 380C	legister					_	nnel dulus		e Inter 1e	rval	
15 * 0	14 * C 0	13 CTIMV13	12 CTIMV12	11 CTIMV11	10 CTIMV10	9 CTIMVS	8 CTIMV8	7 CTIMV7	6 CTIMV6	5 CTIMV5	4 CTIMV4	3 CTIMV3	2 B CTIMV2	1 CTIMV1	0 CTIMV
	Add	nel Fr ress = Reset	FC ame Co \$0020_ = \$0000 d/Write	ounter 380E						Cha Val		Fram	ne Co	unt	
15 * 0	14 * 0 \$0	13 * 0	12 * 0	11 * 0	10 * 0	9 * 0	8 CFCV8	7 CFCV7	6 CFCV6	5 CFCV5	4 CFCV4	3 CFCV3	2 8 CFCV2	1 CFCV1	0 CFCV
С	hannel F Add	CF Frame ress = Reset	Modulu \$0020_ = \$0000 d/Write	u s Regi 3810	ster			<u> </u>		Cha		Fran	ne Mo	odulu	S
15 * 0	14 * 0	13 * 0	12 * 0	11 * 0	10 * 0	9 * 0	8 CFMV8	7 CFMV7	6 CFMV6	5 CFMV5	4 CFMV4	3 CFMV3	2 3 CFMV2	1 CFMV1	0 CFMV
	\$0														



plication:							Date:				
							Progra	ammer	:		
Protocol ⁻	Timer										
						_	erenc	e Slo	t Cou	int	
RSC						Val	ue				
Reference Slot C Address = \$0020 Reset = \$000 Read/Write	_3812 00										
15 14 13 12 * * * * *	11 10	9	8	7 RSCV7	6 RSCV6	5 RSCV5	4 RSCV4	3 RSCV3	2 RSCV2	1 RSCV1	0 RSCV0
0 0 0 0 \$0	0 0	0 50	0								
Reference Slot Modul Address = \$0020 Reset = \$000 Read/Write	_3814 00					Refe	erenc	e Slo	t Moo	dulus	
15 14 13 12 * * * * *	11 10 * *	9 *	8	7 RSMV7	6 RSMV6	5 RSMV5	4 RSMV4	3 RSMV3	2 RSMV2	1 RSMV1	0 RSMV0
0 0 0 0 \$0	0 0	0	0								
<u></u>	4										



	n:												er:		
Ρ		FTI		R	her					Fra	me Ta	able	e Point	ter	
	Ad	Reset	\$0020_ = \$00u d/Write												
15 * 0	14 * 0 \$	13 * 0 0	12 * 0	11 * 0	10 * 0	9 * 0	8 * 0	7 * 0	6 FTPTR6	5 FTPTR5	4 FTPTR4	3 FTPT	2 R3 FTPTR	1 2 FTPTR ⁻	0 1 FTPT
	Γ	ИΤ	PT	R						Tran Poin		Ma	acro T	able	
		dress = Reset	able Poi \$0020_ = \$uuu d/Write	381E						Rec		Mao	cro Ta	ıble	
15	14	13	12	11	10	9	8	7	6	5	4 Dvdtd4	3 DVDT		1 סדסעסופי	0
15 * 0						9 TxPTR1		7 * 0					2 R3 RxPTF		-

DSP56652 User's Manual




catio	n:										Date:				
											Progra	ammer	:		
Ρ	rot	OC	ol 1	Γin	ner										
Fr	ame Tal	dress = Reset	e Addre	ess Reg 3820	gister						ond F t Frai		e Tab able	le	
15 * 0	14 FTBA16	13 FTBA15	12 FTBA14	11 FTBA13	10 FTBA12	9 FTBA11	8 FTBA10	7 * 0	6 FTBA6	5 FTBA5	4 FTBA4	3 FTBA3	2 FTBA2	1 FTBA1	0 FTB
M	acro Tal	dress = Reset	e Addre	ess Reg 3822	gister								e Ado Addı		
15	14 TxBA6	13 TxBA5	12 TxBA4	11 TxBA3	10 TxBA2	9 TxBA1	8 TxBA0	7	6 RxBA6	5 BxBA5	4 RxBA4	3 BxBA3	2 RxBA2	1 RxBA1	0 RxB
0								0							
				3824									ay Ta y Bas		
Т	ransn	nit De	elay E	Base						Rec	eive	Dela	y Tab	ole	
15 * 0	14 TDBA3	13 TDBA2	12 TDBA1	11 TDBA0	10 TDPTR2	9 TDPTR1	8 TDPTR0	7 * 0	6 RDBA3	5 RDBA2	4 RDBA1	3 RDBA0	2 RDPTR2	1 RDPTR1	0 RDPT




	ו:										Date:				
											Progra	ammer	:		
P	rot	000	ol 1	Гim	ner										
	ſ	этг		R						PTPCn		D	escript	ion	
		Port Col								0	_	s GPIO	-		
		dress = Reset		3816						1				er outpu	L
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	PIPC/	PIPC	6 PTPC5	PIPC4	PIPC3	PIPC2	PIPCI	
0	\$		0	0	-	0 0	0								I
	PT Da	DT[ata Dire	ction F	 Register	·					PTDDn 0 1		s input (escript (when G t (when	àPIO)	
	PT Da	ata Dire dress = Reset	ction F	egiste r 3818						0		s input ((when G	àPIO)	
15	PT Da Ad	ata Dire dress = Reset Read	ection F \$0020_ = \$000 d/Write	Register _3818 0 _11	10	9	8	7	6	0 1 5	Pin is	s input (s output	(when G t (when 2	àPIO) GPIO) 1	0
*	PT Da Ad	ata Dire dress = Reset Read 13	ection F \$0020_ = \$000 d/Write 12 *	Register _3818 0 11 *	10	*	*		6	0	Pin is	s input (s output	(when G t (when 2	àPIO) GPIO) 1	
	PT Da Ad 14 * 0	ata Dire dress = Reset Read	ection F \$0020_ = \$000 d/Write	Register _3818 0 _11	10 * 0				6	0 1 5	Pin is	s input (s output	(when G t (when 2	àPIO) GPIO) 1	
*	14 * 0 \$	ata Dire dress = Reset Read 13 * 0 0 0 Port D dress = Reset	iction F \$0020_ = \$000 d/Write 12 * 0	11 * 0 11 * 0 11 * 0 11 * 0 11 * 0 11 * 0 11 * 0 11 *	10 * 0	* 0	*		6	0 1 5 9 PTDD5	Pin is	s input (s output 3 PTDD3	(when C t (when 2 PTDD2	àPIO) GPIO) 1	
*	14 * 0 \$	ata Dire dress = Reset Read 13 * 0 0 0 Port D dress = Reset	iction F \$0020_ = \$000 d/Write 12 * 0 PD ata Reg \$0020_ = \$00u	11 * 0 11 * 0 11 * 0 11 * 0 11 * 0 11 * 0 11 * 0 11 *	10 * 0	* 0	*		6	0 1 5 9 PTDD5	Pin is	s input (s output 3 PTDD3	(when C t (when 2 PTDD2	àPIO) GPIO) 1	
* 0	14 * 0 \$ PT Di Ad	ata Dire dress = Reset Read 13 * 0 0 0 Port D dress = Reset Reset Read	iction F \$0020_ = \$000 d/Write 12 * 0 PD ata Reg \$0020_ = \$00ud d/Write	11 * 0 11 * 0 jister 381A u	10 * 0 \$	* 0 50 9 *	* 0	PTDD7	6 PTDD0	0 1 5 PTDD5 - Por	Pin is 4 PTDD4 t Data	s input (s output) 3 PTDD3 A Bits	(when C t (when 2 PTDD2	âPIO) GPIO) 1 PTDD1	PTD
* 0	PT D2 Ad	ata Dire dress = Reset Read 13 * 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	ction F \$0020_ = \$000 d/Write 12 * 0 PD ata Reg \$0020_ = \$00ud d/Write 12	11 R B B B B B B C C C C C C C C	10 * \$ \$	* 0 50	* 0	PTDD7	6 PTDD0	0 1 5 PTDD5 - Por	Pin is 4 PTDD4 t Data	s input (s output) 3 PTDD3 A Bits	(when C t (when 2 PTDD2	âPIO) GPIO) 1 PTDD1	PTD






















lication	:										Date:				
											Progra	ammer	:		
		_	AR1 PCF							UPCn		D	escripti	on	
	UART	Port C dress = Reset	control F \$0020_ = \$0000 d/Write	Registe 408A	:r					0	_	s GPIO s UART	-]	
15 * 0	14 * 0 \$	13 * 0	12 * 0	11 * 0	10 * 0	9 * 0	8 * 0	7 * 0	6 * 0	5 * 0 \$0	4 * 0	3 UPC3	2 UPC2	1 UPC1	0 UPC0
	UARTI	Data Di dress = Reset	DDF rection \$0020_ = \$0000 d/Write	Regist 408C	er					UDDn 0 1		D s input (s output	-	iPIO)	
15 * 0	14 * 0	13 * 0	12 * 0	11 * 0	10 * 0 \$	9 * 0	8 * 0	7 * 0	6 * 0	5 * 0 \$0	4 * 0	3 UDD3	2 UDD2	1 UDD1	0 UDD0
	UAR	dress = Reset	Data Re \$0020_ = \$0000 d/Write	egister 408E						Por	t Data	a Bits]	
15	14 * 0	13 * 0	12 * 0	11 * 0	10 * 0	9 * 0	8 * 0	7 * 0	6 * 0	5 * 0	4 * 0	3 UPD3	2 UPD2	1 UPD1	0 UPD0
0	\$					0				\$0					








										Date:				
-										Progra	ammer	:		
	C	SCP)]	SCDPE		D	escript	tion	
									0	SIM		in disab		
	50	CAC	R					-	1		-	in enab		
	_							l						
Smart (vation Co s = \$0020		egister					SCPE		D	escript	ion	
		s = \$0020 set = \$000							0	PWF	R_EN p	in disab	led	
	R	ead/Write	ł					Ī	1	PWF	R_EN p	in enabl	led	
SCRS		Descr	iption]	APDE		D	escript	ion	
0	SIMRE	SET pin a	-		_				0	Auto		-down d		
1		SET pin c						-	1		-	-down e		
-								l	•	, late	perrer			
SCCLK		Descr	iption											
0	SIMCL	K pin disa	lbled											
1	SIMCL	K pin ena	bled											
15	14 13	3 12	11	10	9	8	7	6	5	4	3	2	1	0
	* *	*	*	*	*	*	*	*	*	SCCLK		SCDPE		-
0	0 0	0	0	0	0	0	0	0	0					
0		•		Ŭ	•	v	v	v	v					
	\$0			\$	0									
	\$0			\$	0									
	\$0			\$	0									
	\$0			\$	0			[SCFFIE	Inter		escript	tion	
			B	\$	0				0	-	rupt dis	abled		
	SC	PIE			0					-	rupt dis	abled	t ion eceive F	FIFO ful
sc		pt Enable	e Regist		0			[0	-	rupt dis ble interr	abled	eceive F	FIFO ful
sc	SC P Interru Address		e Regist _B004		0				0	Enab	rupt dis ble interr	abled rupt for r Descript	eceive F	IFO ful
sc	SC P Interru Address Res	ipt Enabl s = \$0020	e Regist _B004)0		0				0 1 SCRRIE	Enab	rupt dis ble interr D rupt dis	abled rupt for r Descript	eceive F	
	SC P Interru Address Res	ept Enable = \$0020 set = \$000 ead/Write	e Regist _B004)0		0				0 1 SCRRIE 0 1	Enab Inter Enab	rupt dis ble interr D rupt dis ble inter	abled rupt for m escript abled rrupt for	eceive F tion	
SCFNIE	SC P Interru Address Re: Re:	pt Enable s = \$0020 set = \$000 ead/Write Descr	e Regist _B004 00		0				0 1 SCRRIE 0 1 SCSCIE	Enat	rupt dis ole interr D rupt dis ole inter D	abled upt for r escript abled rrupt for	eceive F tion	
SCFNIE 0	SC P Interru Address Re: Re: Interru	pt Enable s = \$0020 set = \$000 ead/Write Descr pt disable	e Regist _B004 00 iption	ler					0 1 SCRRIE 0 1 SCSCIE 0	Enab Inter Enat	rupt dis ble interr D rupt dis ble inter D rupt dis	abled rupt for m abled rrupt for escript abled	eceive F ion receive	error
SCFNIE	SC P Interru Address Re: Re: Interru	pt Enable s = \$0020 set = \$000 ead/Write Descr	e Regist _B004 00 iption	ler					0 1 SCRRIE 0 1 SCSCIE	Enab Inter Enat	rupt dis ole interr D rupt dis Dle inter D rupt dis ole inter	abled rupt for m abled rrupt for escript abled	eceive F tion	error
SCFNIE 0	SC P Interru Address Re: Re: Interru	pt Enable s = \$0020, set = \$000 ead/Write Descr pt disabled interrupt	e Regist _B004 00 iption	ler					0 1 SCRRIE 0 1 SCSCIE 0	Enab Inter Enat Inter Enat	rupt dis ole interr D rupt dis Dle inter D rupt dis ole inter	abled rupt for m abled rrupt for escript abled	eceive F ion receive	error
SCFNIE 0 1	SC P Interru Address Re Re Interru Enable	pt Enable s = \$0020, set = \$000 ead/Write Descr pt disabled interrupt	e Regist _B004)0 iption d for data iption	ler					0 1 SCRRIE 0 1 SCSCIE 0	Enab Inter Enat Inter Enat	rupt dis ole interr D rupt dis ole inter D rupt dis ole inter	abled rupt for m abled rrupt for escript abled	eceive F ion receive	error
SCFNIE 0 1 SCTCIE	SC P Interru Address Re Interru Enable	Ipt Enable s = \$0020 set = \$000 ead/Write Descr pt disabled interrupt Descr pt disabled interrupt	e Regist _B004)0 iption d for data iption d	ter	n				0 1 SCRRIE 0 1 SCSCIE 0	Enab Inter Enat Inter Enat	rupt dis ole interr D rupt dis ole inter D rupt dis ole inter	abled rupt for m abled rrupt for escript abled	eceive F ion receive	error
SCFNIE 0 1 SCTCIE 0	SC P Interru Address Re: Re: Re: Interru Enable	Ipt Enable s = \$0020 set = \$000 ead/Write Descr pt disabled interrupt Descr pt disabled interrupt	e Regist _B004)0 iption d for data iption d	ter	n				0 1 SCRRIE 0 1 SCSCIE 0	Enab Inter Enat Inter Enat	rupt dis ole interr D rupt dis ole inter D rupt dis ole inter	abled rupt for m abled rrupt for escript abled	eceive F ion receive	error
SCFNIE 0 1 SCTCIE 0 1 15	SC P Interru Address Re Interru Enable	Ipt Enable s = \$0020 set = \$000 ead/Write Descr pt disabled interrupt Descr pt disabled interrupt pt disabled interrupt 12	e Regist _B004)00 iption d for data iption d for trans	ter receptio mission 10	n 9	8	7		0 1 SCRRIE 0 1 SCSCIE 0 1	Enab Inter Enat Inter Enat chan	rupt dis ole interr rupt dis ole inter rupt dis ole inter ole inte	abled rupt for ro pescript abled rrupt for abled rrupt for 2	eceive F ion receive ion card se	error ense
SCFNIE 0 1 SCTCIE 0 1 15	SC Address Re: R Interru Enable	Ipt Enable s = \$0020 set = \$000 ead/Write Descr pt disabled interrupt Descr pt disabled interrupt pt disabled interrupt 12	e Regist _B004)00 iption d for data iption d for trans	ter	n	8	7		0 1 SCRRIE 0 1 SCSCIE 0 1	Enab Inter Enat Inter Enat chan	rupt dis ole interr rupt dis ole inter rupt dis ole inter ole inte	abled rupt for ro pescript abled rrupt for abled rrupt for 2	eceive F iion receive iion	error ense
SCFNIE 0 1 SCTCIE 0 1 15 *	SC P Interru Address Re Interru Enable	Ipt Enable s = \$0020 set = \$000 ead/Write Descr pt disabled interrupt Descr pt disabled interrupt anterrupt pt disabled interrupt anterrupt anterrupt anterrupt bit anterrupt anterrupt bit anterrupt	e Regist _B004)00 iption d for data iption d for trans	ter receptio mission 10	n 9				0 1 SCRRIE 0 1 SCSCIE 0 1	Enab Inter Enat Inter Enat chan	rupt dis ole interr rupt dis ole inter rupt dis ole inter ole inte	abled rupt for ro pescript abled rrupt for abled rrupt for 2	eceive F ion receive ion card se	error ense







											÷		
	SCF)											
So Add	CP Data Reg ress = \$002 Reset = \$00 Read/Writ	gister D_B008 Juu						SCI	P Dat	a Bit	S		
15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
* *	* *	*	*	*	*	SCPD7	SCPL	06 SCPD5	SCPD4	SCPD3	SCPD2	SCPD1	SCPD
\$0		0	-	\$0	Ū								
SCP F	CPP Port Control ress = \$0020	Registe	r				Г	SCPDDn			escript	ion	
	Reset = \$00 Read/Writ)uu					ŀ	0	Pin i	s an inp	but wher		ured as
								1	GPIC Pin i as G	s an ou	tput whe	en confi	gured
								Por	t Data	a Bits	5		
								1					
15 14 SMEN *	13 12 * *	11	10 *	9 SCPDD4	8 SCPDD3	7 SCPDD2	6 SCPDI	5 D1 SCPDD0	' 4 SCPPD4	3 SCPPD3	2 3 SCPPD2	1 SCPPD1	0 SCPPD
0	0 0	0	0										

Programmer's Data Sheets



	า:														
											Progra	ammer	:		
		V							Γ	KCOn		De	escripti	ion	
		n	(P						-	0	Colu	mn strol n-pole d	-		
										1	Colu	mn strol -drain			
		KP	CF	3					L						
		d Port (dress =		Registe	er				Г	KREn		De	escripti	ion	
	710	Reset	= \$000 d/Write							0	Row deteo	n is not	-		/ pres
										1		n is incl	luded in	key pre	ess
									L						
			[1			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KCO7	KCO6	KCO5	KCO4	KCO3	KCO2	KCO1	KCO0	KRE7	KRE6	KRE5	KRE4	KRE3	KRE2	KRE1	KRE
		KF	SF	3					Г	KPKD		De	escripti	on	
	Key	pad Sta	D.	gister						0		eypad p			
	hΑ	dress –	atus ne \$0020	A002											
	Ad	dress = Reset	\$0020_ = \$000 d/Write	A002						1	Кеур	ad pres	s detec	ted	
	Ad	dress = Reset	\$0020_ = \$000	A002						1	Кеур	oad pres	s detec		
15	14	dress = Reset Read	\$0020_ = \$000 d/Write	A002 0	10	9	8	7	6	5	4	3	2	1	0
*	14	dress = Reset Read	\$0020_ = \$000 d/Write 12 *	A002 0 11 *	*	*	*	*	*	5	4	3	2	1	0 КРКІ
	14	dress = Reset Read 13 * 0	\$0020_ = \$000 d/Write	A002 0		* 0			*	5	4	3	2	1	




		Programmer:
KP	KCDDn	Description
	0	Column strobe n pin is an input
	1	Column strobe n pin is an output
KDDR		
Keypad Data Direction Register		
Address = \$0020_A004	KRDDn	Description
Reset = \$0000 Read/Write		Row n pin is an input
	1	Row n pin is an output
15 14 13 12 11 10 9 8 ^{1 1} 7	6 5	
DD7 KCDD6 KCDD5 KCDD4 KCDD3 KCDD2 KCDD1 KCDD0 KRDD7 KF	RDD6 KRDD5	
KPDR	Colu	umn Data Bits
Keypad Data Register Address = \$0020_A006		
Reset = \$0000	Der	v Data Bits
Read/Write	KOW	V Data Dits
,		
	6 5	4 3 2 1 0 KRD4 KRD3 KRD2 KRD1 KRD
15 14 13 12 11 10 9 8 ¹¹ 7 CD7 KCD6 KCD5 KCD4 KCD3 KCD2 KCD1 KCD0 KBD7 K		
	KRD6 KRD5	




												ammer			
	S		AP PCN												
		ddress Reset	ounter = X:\$FF = \$0000 d/Write	-B4	er					-SA	P Tin	ner Co	ount		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						•			•	•	•		•	•	1
	C	201	ΡМ	R				•				•			
			IVI odulus		er					C A	DT		11		
		ddress Reset	= X:\$FF = \$0000 d/Write	-B5						 S A	P Tin	her M		us	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	C		PCF	א כ				1				1			
									Г	WL1	WL0		Desc	ription	
		ddress	= X:\$FF = \$000	⁻ B6					F	0	0	8 bits	per wo	-	
			d/Write	5						0	1		s per w		
										1	0	16 bit	s per w	ord	
PSR			Descri	ption					H		,				
PSR 0		o presca	Descri ale	ption		_			Ľ	1	1	(Rese	ervea)		
	No	o presca escale a	ale	ption						I				r	
0	No Pre	escale a	ale applied	-						I	1 ame R			r	
0	No Pre	escale a	ale	-						I				er	
0 1 Pr	Pro	escale a	ale applied dulus	5						-Fra	ame R	ate D	ivide		
0 1 Pr 15	rescale	escale a e Mo	ale applied dulus	S 11	10 PM2	9 PM1	8 PM0	7 7 PSB	6 WL1	- Fra	ame R	ate D	ivide	1	0 0
0 1 Pr	Pro	escale a	ale applied dulus	5	10 PM2	9 PM1	8 PM0	7 PSR	6 WL1	-Fra	ame R	ate D	ivide		0 DC










DSP56652 User's Manual







											Progra	ammer	:		
		S	AP												
						Ç	SAF	PR)	X						
								Data Re							
							ddress = Reset =	= X:\$FFE = \$0000							
							Read	/Write							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			High	Byte							Low	Byte			
						SAP	Time S ddress =	TS lot Reg X:\$FFE	ister						
15	14	13	12	11	10	SAP	Time S ddress = Reset =	lot Reg	ister	5	4	3	2	1	0
15	14	13	12			SAP Ac	time S ddress = Reset = Read	lot Reg X:\$FFE \$0000 /Write	ister 3B 6			3	2	1	0
15	14	13	12			SAP Ac	time S ddress = Reset = Read	ilot Reg X:\$FFE \$0000 Write 7	ister 3B 6			3	2	1	0
15	14	13	12			SAP Ac	time S ddress = Reset = Read	ilot Reg X:\$FFE \$0000 Write 7	ister 3B 6			3	2	1	0
15	14	13	12			SAP Ac	Reset = Reset = Read	ilot Reg X:\$FFE \$0000 Write 7	ister 3B 6 nactive			3	2	1	0
15	14	13	12		mmy Re	9 egister, '	Time S ddress = Reset = Read 8 Written SAAF ransmit ddress = Reset =	Flot Reg = X:\$FFE = \$0000 /Write 7 During I	6 nactive	Time S		3	2	1	0
15	14	13	12		mmy Re	9 egister, '	Time S ddress = Reset = Read 8 Written SAAF ransmit ddress = Reset =	Iot Reg X:\$FFE \$0000 Write 7 During I During I During I During I Stata Re X:\$FFE \$0000	6 nactive	Time S		3	2	1	0
			12	Du	mmy Re	9 egister, SAP Ti Ac	Time S ddress = Reset = Read Written SAAF ransmit ddress = Reset = Read	Iot Reg X:\$FFE \$0000 /Write 7 During I During I During I During I State Reg X:\$FFE \$0000 /Write	6 nactive egister 3C	Time S	lots 4				




oplication:											:		
S	SAP APP[Dout	Data	a Bits			
	Port Data Re ddress = X:\$F Reset = \$000 Read/Write	FBD 10						Pon	Data		<u>,</u>		
15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
* *	* *	*	*	*	*	*	*	SAPPD5	SAPPD4	SAPPD3	SAPPD2	2 SAPPD1	SAPPD0
0 0 \$0	0 0	0	0	0	0	0	0						
								PEN 0		pins are	escript e tri-stat		
S	APPC	CR					L r	1 SAPPCn	Port	pins en	abled escript	ion	
	Port Control F							0	Pin c		ed as G		
A	ddress = X:\$F Reset = \$000 Read/Write	0						1	Pin c	onfigur	ed as S	AP	
15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
* *	* *	*	*	*	*	PEN	*			SAPPC3 (SCKA)		2 SAPPC1 (SC1A)	
0 0	0 0	0	0	0	0		0	` '	. /		`	,	/
\$0 C			\$	0									
-								SAPDDn		D	escript	ion	
	ata Direction ddress = X:\$F	FBE	I					0		s input			
	Reset = \$000 Read/Write							1		s output]		
15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
* *	* *	*	*	*	*	*	*	SAPDD5	SAPDD4	SAPDD3	SAPDD2	2 SAPDD1	SAPDD0
						1					1	1	
0 0	0 0	0	0	0	0	0	0						



											Progra	ammer	:		
	R		BP 'RM												
BBP	Receiv	e Coun ddress Reset	ter Moc = X:\$FF = \$0000 d/Write	dulus R ⁼A4	egister					Re	ceive	Coun	iter N	Iodulı	15
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BBP ⁻	Transm	hit Cour Address Reset	PTN = X:\$FF = \$0000 d/Write	dulus F FA5	legiste	r				Tra	ansmit	t Cou	nter		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	R	_													
	BBF	P Contro ddress Reset	PCF ol Regi = X:\$FF = \$0000 d/Write	ster A ⁼A6				[WL1 0	WL0 0 1		Desci per wo		
PSR	BBF	P Contro ddress Reset Read	ol Regi = X:\$FF = \$0000	ster A ⁼ A6 0						0 0 1	0 1 0	12 bit 16 bit	s per wo ts per w ts per w	rd ord	
0	BBF A	P Contro ddress Reset Read	ol Regi = X:\$FF = \$0000 d/Write Descrip	ster A ⁼ A6 0						0	0 1	12 bit 16 bit	per wo ts per w	rd ord	
0	BBF A No	P Contra address Reset Read p presca escale a	ol Regi = X:\$FF = \$0000 d/Write Descrip	ster A FA6 0 ption						0 0 1 1	0 1 0	12 bit 16 bit (Rese	a per wo ts per w ts per w erved)	rd ord ord	
0 1 Pr 15	BBF A No Pro rescalo	P Contri Iddress Reset Read o presca escale a e Mo	ol Regi: = X:\$FF = \$0000 d/Write Descrij ale applied dulus	ster A = A6 0 ption 5 5	10	9	8		6	0 0 1 1 Fra	0 1 1 ame R	12 bit 16 bit (Rese ate D	a per wo ts per w ts per w ts per w erved) tivide	rd ord ord 21	
0 1 Pr	BBF A No Pro	P Contri Iddress Reset Read o presca escale a e Mo	ol Regi: = X:\$FF = \$0000 d/Write Descrij ale applied	ster A FA6 0 ption	10 PM2	9 PM1	8 PM0	7 PSR	6 WL1	0 0 1 1 Fra	0 1 1 ame R	12 bit 16 bit (Rese ate D	e per wo ts per w ts per w erved) Divide	rd ord ord	0 DC







Programmer's Data Sheets













													:		
		B	BP												
						BBP R Ac	BBF acceive ddress = Reset = Read	Data Re X:\$FFA	egister						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			High	Byte							Low	Byte			
							ddress =	ilot Reg X:\$FF/							
15	14	13	12	11	10	Ac	dress = Reset =	X:\$FFA		5	4	3	2	1	0
15	14	13	12			Ас 9	dress = Reset = Read	: X:\$FF/ = \$0000 /Write 7	4В <u>6</u>			3	2	1	0
15	14	13	12			Ас 9	ddress = Reset = Read	: X:\$FF/ = \$0000 /Write 7	4В <u>6</u>			3	2	1	0
15	14	13	12		mmy Re	9 egister, ' BBP Ti	ddress = Reset = Read 8 Written Written states ddress = Reset =	: X:\$FF/ = \$0000 /Write 7 During I During I During I During I Strift Strift = \$0000	AB 6 nactive egister			3	2	1	0
15	14	13	12		mmy Re	9 egister, ' BBP Ti Ac	ddress = Reset = Read 8 Written BBBF ransmit ddress =	: X:\$FF/ = \$0000 /Write 7 During I During I During I During I Strift Strift = \$0000	AB 6 nactive egister	Time SI		3		1	
				Dui	mmy Re	9 egister, ' BBP Ti	ddress = Reset = Read. 8 Written Written dress = Reset = Read.	 X:\$FF/ \$0000 Write 7 During I During I During I X:\$FF/ \$0000 Write 	AB nactive egister AC		ots		2		0

Programmer's Data Sheets



Application:										Date:				
										Progra	ammer	:		
	BBP Por Addres Res	BBP PPC t Data Re ss = X:\$FI et = \$000 ead/Write	DR egister FAD						Port	Data	a Bits			
15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	* *	*	*	*	*	*	*	*	BBPPD5	BBPPD4	BBPPD3	BBPPD2	BBPPD1	BBPPD0
0	0 0 \$0	0	0	0	-	0	0	0						
								[PEN 0 1		Do pins are pins en			
	BBP Port	Control F Ss = X:\$FI	Register				ſ		BBPPCn 0	Pin c	De	e script ed as G		
	Res	et = \$000 ead/Write							1	Pin c	configure	ed as S	AP	
15	14 13		11	10	9	8	7	6	5	4	3	2	1	0
*	* *	*	*	*	*	*	PEN	*	BBPPC5 (STDA)	BBPPC4 (SRDA)	BBPPC3 (SCKA)		BBPPC1 (SC1A)	
0	\$0 \$0	0	0	<u> </u>	-	0		0						
E	3BP Data E Addres Res	PDE Direction es = X:\$Fl et = \$000 ead/Write	Registe FAE	er					BBPDDn 0 1		Do s input s output	escript	ion	
15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	* *	*	*	*	*	*	*	*	BBPDD5	BBPDD4			BBPDD1	
0	0 0 \$0	0	0	0	0	0	0	0						
	ΦU			\$		Reser	ved.]



