DSP56654 Baseband Digital Signal Processor

User's Manual

Rev. 0, 08/1999





DigitalDNA, M•CORE, Mfax, and OnCE are trademarks of Motorola, Inc.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use. even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

Motorola and All other tradenames, trademarks, and registered trademarks are the property of their respective owners.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado, 80217 1-303-675-2140 or 1-800-441-2447

JAPAN: Motorola Japan, Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu, Minato-ku, Tokyo 106-8573 Japan. 81-3-3440-3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd., Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, 2 Tai Po, N.T., Hong Kong. 852-26668334

Customer Focus Center: 1-800-521-6274

Mfax™: RMFAX0@email.sps.mot.com —TOUCHTONE 1-602-244-6609

-US & Canada ONLY 1-800-774-1848

-http://sps.motorola.com/mfax/

HOME PAGE: http://motorola.com/sps

Motorola DSP Products Home Page: http://www.motorola-dsp.com

© Copyright Motorola, Inc., 1999. All rights reserved.



Table of Contents

Preface

Chapter 1 Introduction

1.1	DSP56654 Key Features
1.2	Architecture Overview
1.2.1	MCU
1.2.2	DSP
1.2.3	MCU–DSP Interface
	Chapter 2
	Signal/Connection Description
2.1	Power
2.2	Ground
2.3	Clock and Phase-Locked Loop
2.4	External Interface Module
2.5	Reset, Mode, and Multiplexer Control2-7
2.6	DSP X/Y Visibility Port
2.7	Interrupts
2.8	Protocol Timer
2.9	Keypad Port
2.10	UARTA
2.11	UARTB 2-17
2.12	QSPIA 2-17
2.13	QSPIB
2.14	SCP2-19
2.15	SAP 2-20
2.16	BBP
2.17	MCU Emulation Port
2.18	Debug Port Control
2 19	ITAG Test Access Port 2-23



Chapter 3 Memory Maps

3.1	MCU Memory Map	3-1
3.1.1	ROM	3-1
3.1.2	RAM	3-3
3.1.3	Memory-Mapped Peripherals	3-3
3.1.4	External Memory Space	3-4
3.1.5	Reserved Memory	3-4
3.2	DSP Memory Map and Descriptions	3-4
3.2.1	X Data Memory	3-5
3.2.2	Y Data Memory	3-6
3.2.3	Program Memory	3-6
3.2.4	Reserved Memory	3-6
	Chapter 4	
	Core Operation and Configuration	
4.1	Clock Generation	4-1
4.1.1	MCU_CLK	4-2
4.1.2	DSP_CLK	4-3
4.1.3	Clock and PLL Registers	4-5
4.2	Low Power Modes	4-8
4.3	Reset	4-9
4.3.1	MCU Reset 4	-11
4.3.2	DSP Reset	-12
4.4	DSP Configuration	-12
4.4.1	Operating Mode Register	-12
4.4.2	Patch Address Registers4	-14
4.4.3	Device Identification Register	-15
4.5	I/O Multiplexing	-15
4.5.1	DSP Program Address Visibility	
4.5.2	DSP X/Y Data Visibility	-18
4.5.3	JTAG Debug Port	-20
4.5.4	Timer Multiplexing 4	-21
4.5.5	General-Purpose Port Control Register 4	-22



Chapter 5 MCU–DSP Interface

5.1	MDI Memory
5.1.1	DSP-Side Memory Mapping
5.1.2	MCU-Side Memory Mapping
5.1.3	Shared Memory Access Contention 5-3
5.1.4	Shared Memory Timing
5.2	MDI Messages and Control
5.2.1	MDI Messaging System 5-6
5.2.2	Message Protocols
5.2.3	MDI Interrupt Sources
5.2.4	Event Update Timing
5.2.5	MCU-DSP Troubleshooting
5.3	Low-Power Modes
5.3.1	MCU Low-Power Modes
5.3.2	DSP Low-Power Modes
5.3.3	Shared Memory in DSP STOP Mode
5.4	Resetting the MDI
5.5	MDI Software Restriction Summary
5.6	MDI Registers
5.6.1	MCU-Side Registers
5.6.2	DSP-Side Registers
	Chapter 6 External Interface Module
6.1	EIM Signals
6.2	Chip Select Address Ranges
6.3	EIM Features
6.3.1	Configurable Bus Sizing
6.3.2	External Boot ROM Control 6-5
6.3.3	Bus Watchdog Operation
6.3.4	Error Conditions6-7
6.3.5	Displaying the Internal Bus (Show Cycles)
6.3.6	Programmable Output Generation 6-7
6.3.7	Emulation Port
6.4	EIM Registers



Chapter 7 Interrupts

7.1	MCU Interrupt Controller
7.1.1	Functional Overview
7.1.2	Exception Priority
7.1.3	Enabling MCU Interrupt Sources
7.1.4	Interrupt Sources
7.1.5	MCU Interrupt Registers
7.2	DSP Interrupt Controller
7.2.1	DSP Interrupt Sources
7.2.2	Enabling DSP Interrupt Sources
7.2.3	DSP Interrupt Control Registers
7.3	Edge Port
	Chapter 8
	Queued Serial Peripheral Interfaces
8.1	Features
8.1.1	Programmable Baud Rates 8-2
8.1.2	Programmable Queue Lengths and Continuous Transfers 8-2
8.1.3	Programmable Peripheral Chip-Selects 8-2
8.1.4	Programmable Queue Pointers 8-3
8.1.5	Four Transfer Activation Triggers
8.1.6	Programmable Delay after Transfer 8-3
8.1.7	Loading a Programmable Address at the End of Queue
8.1.8	Pause Enable at Queue Entry Boundaries 8-3
8.2	QSPI Architecture
8.2.1	QSPI Pins
8.2.2	Control Registers
8.2.3	Functional Modules
8.2.4	RAM 8-7
8.3	QSPI Operation
8.3.1	Initialization
8.3.2	Queue Transfer Cycle 8-9
8.3.3	Ending a Transfer Cycle 8-10
8.3.4	Breaking a Transfer Cycle 8-10
8.3.5	Halting the QSPI 8-11
8.3.6	Error Interrupts 8-11
8.3.7	Low Power Modes
8.4	OSPI Registers and Memory



8.4.1	QSPI Control Registers
8.4.2	MCU Transfer Triggers
8.4.3	Control And Data RAM 8-23
8.4.4	GPIO Registers
	Chapter 9
	Timers
9.1	Periodic Interrupt Timer
9.1.1	PIT Operation
9.1.2	PIT Registers
9.2	Watchdog Timer
9.2.1	Watchdog Timer Operation
9.2.2	Watchdog Timer Registers9-6
9.3	GP Timer and PWM
9.3.1	GP Timer
9.3.2	Pulse Width Modulator
9.3.3	GP Timer and PWM Registers9-13
	Chapter 10
	Protocol Timer
10.1	Protocol Timer Architecture
10.1.1	Timing Signals and Components
10.1.2	2 Event Table
10.1.3	B Event Generation
10.2	PT Operation
10.2.1	Frame Events
10.2.2	
10.2.3	3 Operating Modes
10.2.4	4 Error Detection
10.2.5	5 Interrupts
10.2.6	1 1 ' '
10.3	PT Event Codes
10.4	PT Registers
10.4.1	
10.4.2	ϵ
10.5	Protocol Timer Programing Example



Chapter 11 UARTs

11.1	UART Definitions
11.2	UART Architecture
11.2.1	Transmitter
11.2.2	Receiver
11.2.3	Clock Generator
11.2.4	Infrared Interface
11.2.5	UART Pins
11.2.6	Frame Configuration
11.3	UART Operation
11.3.1	Transmission
11.3.2	Reception
11.3.3	
11.3.4	
11.3.5	
11.3.6	8
	UART Registers
11.4.1	
11.4.2	GPIO Registers
	Chapter 12
	Chapter 12 Smart Card Port
12.1	SCP Architecture
12.1.1	
12.1.2	
12.1.3	Power Up/Down
12.2	SCP Operation
12.2.1	Activation/Deactivation Control
12.2.2	Clock Generation
12.2.3	Data Transactions
12.2.4	Low Power Modes
12.2.5	Interrupts
12.3	SCP Registers
12.3.1	SCP Control Registers
12.3.2	GPIO



Chapter 13 Keypad Port

13.1 Keypad Operation	
13.1.1 Pin Configuration	13-2
13.1.2 Keypad Matrix Polling	13-3
13.1.3 Standby and Low Power Operation	13-3
13.1.4 Noise Suppression on Keypad Inputs	13-3
13.2 Keypad Port Registers	13-4
Chapter 14	
Chapter 14 Serial Audio and Baseband Ports	
14.1 Data and Control Pins	1/1_3
14.2 Transmit and Receive Clocks	
14.2.1 Clock Sources	
14.2.2 Clock Frequency	
14.2.3 Clock Polarity	
14.2.4 Bit Rate Multiplier (SAP Only)	
14.3 TDM Options	
14.3.1 Synchronous and Asynchronous Modes	
14.3.2 Frame Configuration	
14.3.3 Frame Sync	
14.3.4 Serial I/O Flags	14-9
14.3.5 TDM Interrupts	14-9
14.4 Data Transmission and Reception	
14.4.1 Data Transmission	14-10
14.4.2 Data Reception	14-12
14.4.3 Data Formats	14-13
14.5 Software Reset	14-13
14.6 General-Purpose Timer (SAP Only)	14-13
14.7 Frame Counters (BBP Only)	14-14
14.8 Interrupts	14-15
14.9 SAP and BBP Control Registers	14-16
14.9.1 SAP and BBP Control Registers	14-18
14.9.2 GPIO Registers	14-25



Chapter 15 DSP Peripheral DMA Controller

15.1 DPD Architecture
15.2 DPD Operation
15.2.1 DPD Setup
15.2.2 Initiating a DPD Transfer
15.2.3 The DPD Transfer Process
15.2.4 DPD Operation in Low Power Modes
15.3 DPD Registers
Chapter 16
Viterbi Accelerator
16.1 The Viterbi Butterfly Implementation
16.2 VIAC Architecture
16.2.1 ACS
16.2.2 WED
16.2.3 Path Metric RAM
16.2.4 Branch Metric RAM
16.2.5 DMA
16.3 VIAC Pipeline
16.3.1 VIAC Throughput
16.3.2 Pipeline Content and Timing
16.3.3 Pipeline Structure
16.4 VIAC Operation
16.4.1 VIAC Operational States
16.4.2 VIAC Operation In Equalization
16.4.3 VIAC Operation In Convolutional Decoding
16.4.4 VIAC interrupts
16.5 Control Registers



Chapter 17 JTAG Port

17.1	DSP56600 Core JTAG Operation
17.1.1	JTAG Pins
17.1.2	DSP TAP Controller
17.1.3	Instruction Register
17.2	Test Registers
17.2.1	Boundary Scan Register (BSR)
17.2.2	Bypass Register
17.2.3	Identification Register
17.3	DSP56654 JTAG Port Restrictions
17.3.1	Normal Operation
17.3.2	Test Modes
17.3.3	STOP Mode
17.4	MCU TAP Controller
17.4.1	Entering MCU OnCE Mode via JTAG Control
17.4.2	Release from Debug Mode for DSP and MCU
	A 11 A
	Appendix A DSP56654 DSP Bootloader
A.1	Boot Modes
A.2	Mode A: Normal MDI Boot
A.2.1	Short and Long Messages
A.2.2	Message Descriptions
A.2.3	Comments on Normal Boot Mode Usage
A.2.4	Example of Program Download and Execution
A.3	Mode B: Shared Memory Boot
A.4	Mode C: Messaging Unit Boot
A.5	Bootstrap Program
	Annandiy P
	Appendix B Equates and Header Files
D 1	MCU EquatesB-1
B.1 B.2	MCU Include File
B.3	
D.3	DSP Equates



Appendix C	
Boundary Scan Registe	r

C.1	BSR Bit Definitions
C.2	Boundary Scan Description Language
	Appendix D Programmer's Reference
D.1	MCU Instruction Reference Tables
D.2	DSP Instruction Reference Tables
D.3	MCU Internal I/O Memory Map
D.4	DSP Internal I/O Memory Map
D.5	Register Index
D.6	Acronym Changes

Appendix E Programmer's Data Sheets



List of Figures

Figure 1-1.	DSP56654 Block Diagram	1-2
Figure 2-1.	Signal Group Organization	2-2
Figure 3-1.	MCU Memory Map	3-2
Figure 3-2.	DSP Memory Map	3-5
Figure 4-1.	DSP56654 Clock Scheme	4-2
Figure 4-2.	DSP PLL and Clock Generator	4-3
Figure 4-3.	DSP56654 Reset Circuit	4-10
Figure 4-4.	MUX Connectivity Scheme	4-16
Figure 4-5.	XYDV Pins and Alternate Functions	4-19
Figure 4-6.	IC2 Signal Sources	4-21
Figure 5-1.	MDI Block Diagram	5-1
Figure 5-2.	MDI: DSP-Side Memory Mapping	5-2
Figure 5-3.	MDI: MCU-Side Memory Mapping	5-3
Figure 5-4.	MDI Register Symmetry	5-7
Figure 5-5.	MDI Message Exchange	5-8
Figure 5-6.	DSP-to-MCU General Purpose Interrupt	5-9
Figure 6-1.	EIM Block Diagram	6-1
Figure 6-2.	Example EIM Interface to Memory and Peripherals	6-2
Figure 7-1.	MCU Interrupt Controller	7-2
Figure 7-2.	Hardware Priority Flowchart	7-3
Figure 7-3.	Internal Connection of $\overline{IRQA}-\overline{D}$	7-12
Figure 7-4.	Edge I/O Pin	7-18
Figure 8-1.	QSPI Signal Flow	8-5
Figure 8-2.	QSPI Serial Transfer Timing	8-22
Figure 9-1.	PIT Block Diagram	9-2
Figure 9-2.	PIT Timing Using the PITMR	9-2
Figure 9-3.	Watchdog Timer Block Diagram	9-5



Figure 9-4.	GP Timer/PWM Clocks
Figure 9-5.	GP Timer Block Diagram
Figure 9-6.	PWM Block Diagram
Figure 10-1.	Protocol Timer Block Diagram
Figure 10-2.	Event Table Structure
Figure 10-3.	Frame Table Entry
Figure 10-4.	Macro Table Entry
Figure 10-5.	Delay Table Entry
Figure 11-1.	UART Block Diagram
Figure 12-1.	Smart Card Port Interface
Figure 12-2.	SCP: Port Interface and Auto Power Down Logic
Figure 12-3.	SCP: Clocks and Data
Figure 12-4.	SCP Data Formats
Figure 12-5.	SCP Interrupts
Figure 13-1.	Keypad Port Block Diagram
Figure 13-2.	Glitch Suppressor Functional Diagram
Figure 14-1.	SAP Block Diagram
Figure 14-2.	BBP Block Diagram
Figure 15-1.	DPD Block Diagram
Figure 16-1.	VIAC Block Diagram
Figure 16-2.	Viterbi Butterfly Structure
Figure 16-3.	The Viterbi Accelerator Block Diagram
Figure 16-4.	ACS—Add Compare Select Function
Figure 16-5.	WED—Window Error Detection Function
Figure 16-6.	VPMAR FIFO
Figure 16-7.	DMA Buffers in Equalization
Figure 16-8.	DMA Organization: CR = 1/2, CL = 5, No Packing 16-10
Figure 16-9.	DMA Organization: CR = 1/2, CL = 5, 8-Bit Packing 16-11
Figure 16-10	.DMA Organization: CR = 1/2, CL = 5, 4-Bit Packing 16-12
Figure 16-11	.DMA Organization: CR = 1/2, CL = 7, No Packing
Figure 16-12	.DMA Organization: CR = 1/2, CL = 7, 8-Bit Packing 16-14



Figure 16-13. DMA Organization: $CR = 1/2$, $CL = 7$, 4-Bit Packing
Figure 16-14.DMA Organization: $CR = 1/3$ or $1/6$, $CL = 7$, No Packing 16-16
Figure 16-15.DMA Organization: $CR = 1/3$ or $1/6$, $CL = 7$, 8-Bit Packing 16-17
Figure 16-16.DMA Organization: $CR = 1/3$ or $1/6$, $CL = 7$, 4-Bit Packing 16-18
Figure 16-17. Pipeline Flow
Figure 16-18. VIAC Pipeline in Lockstep Mode
Figure 16-19. VIAC Pipeline in Independent Mode
Figure 16-20. VIAC Operational States
Figure 16-21. Typical VIAC Operation in Lockstep Mode
Figure 16-22. Typical VIAC Operation in Independent Mode
Figure 16-23. VIAC Preparation: Lockstep Mode
Figure 16-24. VIAC Preparation: Independent Mode
Figure 17-1. DSP56654 JTAG Block Diagram
Figure 17-2. DSP56600 Core JTAG Block Diagram
Figure 17-3. TAP Controller State Machine
Figure 17-4. JTAG Instruction Register
Figure 17-5. JTAG Bypass Register
Figure 17-6. JTAG ID Register
Figure A-1. Short Message Format
Figure A-2. Long Message Format
Figure A-3. Format of memory_write.request Message
Figure A-4. Format of message_write.response Message
Figure A-5. Format of memory_read.request Message
Figure A-6. Format of memory_read.response Message
Figure A-7. Format of memory_check.request Message
Figure A-8. Format of memory_check.request Message
Figure A-9. Format of start_application.request Message A-11
Figure A-10. Format of invalid_opcode.response Message
Figure A-11. Mapping of DSP Program Memory Words to MDI Message Words A-13





List of Tables

Table 2-1.	DSP56654 Signal Functional Group Allocations
Table 2-2.	Power
Table 2-3.	Ground
Table 2-4.	PLL and Clock Signals
Table 2-5.	External Interface Module
Table 2-6.	Reset, Mode, and Multiplexer Control Signals
Table 2-7.	DSP X/Y Visibility Port
Table 2-8.	Interrupt Signals
Table 2-9.	Protocol Timer Output Signals
Table 2-10.	Keypad Port Signals
Table 2-11.	UARTA Signals
Table 2-12.	UARTB Signals 2-17
Table 2-13.	QSPIA Signals
Table 2-14.	QSPIB Signals
Table 2-15.	SCP Signals
Table 2-16.	SAP Signals
Table 2-17.	BBP Signals
Table 2-18.	Emulation Port Signals
Table 2-19.	Debug Control Signals
Table 2-20.	JTAG Port Signals
Table 4-1.	MCU and MCU Peripherals Clock Source
Table 4-2.	CKCTL Description
Table 4-3.	PCTL0 Descriptions
Table 4-4.	PCTL1 Description
Table 4-5.	MCU Peripherals in Low Power Mode
Table 4-6.	DSP Peripherals in Low Power Modes
Table 4-7.	Programmable Power-Saving Features



Table 4-8.	RSR Description 4-11
Table 4-9.	OMR Description
Table 4-10.	Patch JUMP Targets
Table 4-11.	Pin Functions in PAV Mode
Table 4-12.	DSP XYDV Pins
Table 4-13.	Debug Port Pin Multiplexing
Table 4-14.	Timer Pin Multiplexing 4-21
Table 4-15.	GPCR Description
Table 5-1.	MCU MDI Access Timing
Table 5-2.	MDI Registers and Symmetry
Table 5-3.	MCU Wake-up Events
Table 5-4.	MDI Reset Sources
Table 5-5.	General Restrictions
Table 5-6.	DSP-Side Restrictions
Table 5-7.	MCU-Side Restrictions
Table 5-8.	MDI Signalling and Control Registers
Table 5-9.	MCU–DSP Register Correspondence
Table 5-10.	MCVR Description
Table 5-11.	MCR Description
Table 5-12.	MSR Description
Table 5-13.	MTR1 Description
Table 5-14.	MTR0 Description
Table 5-15.	MRR1 Description
Table 5-16.	MRR0 Description
Table 5-17.	DCR Description
Table 5-18.	DSR Description. 5-25
Table 5-19.	DTR1 Description
Table 5-20.	DTR0 Description
Table 5-21.	DRR1 Description
Table 5-22.	DRR0 Description
Table 6-1.	EIM Signal Description



Table 6-2.	Chip Select Address Range 6-4
Table 6-3.	Interface Requirements for Read and Write Cycles 6-6
Table 6-4.	SIZ[1:0] Encoding
Table 6-5.	PSTAT[3:0] Encoding
Table 6-6.	CSCRn Description
Table 6-7.	EIMCR Description
Table 6-8.	EMDDR Description 6-13
Table 6-9.	EMDR Description 6-13
Table 7-1.	MCU Interrupt Sources
Table 7-2.	ISR Description
Table 7-3.	NIER/FIER Description
Table 7-4.	NIPR and FIPR Description
Table 7-5.	ICR Description
Table 7-6.	DSP Interrupt Sources
Table 7-7.	Interrupt Source Priorities within an IPL
Table 7-8.	IPRP Description
Table 7-9.	IPRC Description
Table 7-10.	EPPAR Description
Table 7-11.	EPDDR Description
Table 7-12.	EPDR Description
Table 7-13.	EPFR Description
Table 8-1.	Serial Control Port Signals
Table 8-2.	QSPI Register/Memory Summary 8-13
Table 8-3.	SPCR Description
Table 8-4.	QCR Description 8-16
Table 8-5.	SPSR Description
Table 8-6.	SCCR Description 8-20
Table 8-7.	QSPI Control RAM Description 8-23
Table 8-8.	QPCR Description
Table 8-9.	QDDR Description
Table 8-10.	QPDR Description



Table 9-1.	ITCSR Description	. 9-3
Table 9-2.	WCR Description	. 9-6
Table 9-3.	Timer Signal Multiplexing	. 9-7
Table 9-4.	TPWCR Description	9-13
Table 9-5.	TPWMR Description	9-14
Table 9-6.	TPWSR Description	9-15
Table 9-7.	GNRC Description	9-16
Table 10-1.	Protocol Timer Operation Mode Summary	10-10
Table 10-2.	Protocol Timer Interrupt Sources	10-12
Table 10-3.	PT Port Pin Assignment	10-13
Table 10-4.	Protocol Timer Event List	10-14
Table 10-5.	Protocol Timer Register Summary	10-17
Table 10-6.	PTCR Description	10-19
Table 10-7.	Additional Conditions for Generating PT Interrupts	10-20
Table 10-8.	PTIER Description	10-21
Table 10-9.	PTSR Description	10-22
Table 10-10.	PTEVR Description	10-23
Table 10-11.	TIMR Description	10-23
Table 10-12.	CTIC Description	10-24
Table 10-13.	CTIMR Description	10-24
Table 10-14.	CFC Description	10-24
Table 10-15.	CFMR Description	10-25
Table 10-16.	RSC Description	10-25
Table 10-17.	RSMR Description	10-25
Table 10-18.	FTPTR Description	10-26
Table 10-19.	MTPTR Description	10-26
Table 10-20.	FTBAR Description	10-26
Table 10-21.	MTBAR Description	10-27
Table 10-22.	DTPTR Description	10-27
Table 10-23.	RSPMR Description	10-28
Table 10-24.	PTPCR Description	10-29



Table 10-25.	PTDDR Description	1-29
Table 10-26.	PTPDR Description)-29
Table 11-1.	Suggested GPIO Pins for UARTA Signals	1-5
Table 11-2.	UART Low Power Mode Operation	1-8
Table 11-3.	UART Register Summary	1-9
Table 11-4.	URX Description	-10
Table 11-5.	UTX Description	-11
Table 11-6.	UCR1 Description	-12
Table 11-7.	UCR2 Description	-14
Table 11-8.	UBRGR Description	-15
Table 11-9.	USR Description	-15
Table 11-10.	UTS Description	-16
Table 11-11.	UPCR Description	-17
Table 11-12.	UDDR Description	-17
Table 11-13.	UPDR Description	-17
Table 12-1.	SCP Register Summary	-10
Table 12-2.	SCPCR Description	-11
Table 12-3.	SCACR Description	:-12
Table 12-4.	SCPIER Description	:-13
Table 12-5.	SCPSR Description	14
Table 12-6.	SCPDR Description	-15
Table 12-7.	SCP Pin GPIO Bit Assignments	:-16
Table 12-8.	SCPPCR Description	-16
Table 13-1.	Keypad Port Pull-up Resistor Control	3-2
Table 13-2.	Keypad Port Register Summary	3-4
Table 13-3.	KPCR Description	3-5
Table 13-4.	KPSR Description	3-5
Table 13-5.	KDDR Description	3-6
Table 13-6.	KPDR Description	3-6
Table 14-1.	SAP and BBP Pins	4-3
Table 14-2.	SAP/BBP Clock Sources	4-4



Table 14-3.	Register Settings to Generate a 2.048 MHz Clock	1-6
Table 14-4.	Frame Configuration	1-7
Table 14-5.	SAP and BBP Interrupts	15
Table 14-6.	Serial Audio Port Register Summary	16
Table 14-7.	Baseband Port Register Summary	17
Table 14-8.	SAP/BBP CRA Description	19
Table 14-9.	SAP/BBP CRB Description	20
Table 14-10.	SAP/BBP CRC Description	22
Table 14-11.	SAP/BBP Status Register Description	24
Table 14-12.	SAP/BBP PDR Description	26
Table 14-13.	SAP/BBP DDR Description	26
Table 14-14.	SAP/BBP PCR Description	27
Table 15-1.	DPD Channel Selection	5-3
Table 15-2.	DPD Transfer Triggers	5-4
Table 15-3.	DPDCR Description	5-8
Table 16-1.	Pipeline Flow	20
Table 16-2.	VCSR Description	36
Table 16-3.	VMR Description	38
Table 17-1.	DSP JTAG Pins	7-4
Table 17-2.	JTAG Instructions	7-6
Table 17-3.	Entering MCU OnCE Mode	13
Table 17-4.	Releasing the MCU and DSP from Debug Modes 17-	14
Table A-1.	DSP56654 Boot Modes	\ -2
Table A-2.	Message Summary	\ -4
Table A-3.	XYP field	\ -5
Table C-1.	BSR Bit Definitions	J-2
Table D-1.	MCU Instruction Set Summary)- 1
Table D-2.	MCU Instruction Syntax Notation)- 6
Table D-3.	MCU Instruction Opcode Notation)- 6
Table D-4.	DSP Instruction Set Summary) -7
Table D-5.	Program Word and Timing Symbols	13



Table D-6.	Condition Code Register (CCR) Symbols	D-13
Table D-7.	Condition Code Register Notation	D-13
Table D-8.	MCU Internal I/O Memory Map	D-14
Table D-9.	DSP Internal I/O Memory Map	D-20
Table D-10.	Register Index	D-23
Table D-11.	DSP56654 Acronym Changes	D-29
Table E-1.	List of Programmer's Sheets	. E-1





List of Examples

Example 5 -1.	Program Loop That Stalls MCU Access to Shared Memory	5-4
Example 5 -2.	Program Loop With No Stall	5-4
Example 5 -3.	Dummy Event to Allow MCU to Track DSP Power Mode Change	-13
Example 11 -1.	UART Baud Error Calculation	1-7
Example A-1.	Normal Boot	-14
Example A-2.	Shared Memory Boot	-16
Example A-3.	Messaging Unit Boot	-17



Preface

Conventions

The following conventions are used in this manual:

- Bits within registers are always listed from most significant bit (MSB) to least significant bit (LSB).
- 1 byte = 8 bits
 1 halfword = 16 bits = 2 bytes
 1 word = 32 bits = 4 bytes
- Bits within a register are indicated AA[n:0] when more than one bit is involved in a description. For purposes of description, the bits are presented as if they were contiguous within a register, regardless of their actual physical locations in a register.
- All bits in a register are read/write unless otherwise noted.
- When a bit is described as "set," its value is 1. When a bit is described as "cleared," its value is 0.
- Register bits that are unused or reserved for future use are read as 0 and should be written with 0 to ensure future compatibility. In the register descriptions, each of these bits is indicated with a shaded box ().
- The word "reset" is used in three different contexts in this manual:
 - There is a reset instruction that is always written as "RESET".
 - In lower case, "reset" refers to the reset function. A leading capital letter is used as grammar dictates.
 - "Reset" refers to the Reset state.
- The word "pin" is a generic term for any pin on the chip. Because of on-chip pin multiplexing, more than one signal may be present on any given pin.
- Pins or signals that are asserted low (made active when pulled to ground) have an overbar over their name; for example, the \$\overline{SSO}\$ pin is asserted low.



• Hex values are indicated with a dollar sign (\$) preceding the hex value as follows: X:\$FFFF is the X memory address for the Interrupt Priority Register—Core (IPR-C).

Code examples are displayed in a monospaced font, as shown in Example 1.

Example 1. Code Example

```
BFSET #$0007,X:PCC ; Configure: line 1
; MISOO, MOSIO, SCKO for SPI masterline 2
; ~SSO as PC3 for GPIO line 3
```

- In code examples, the names of pins or signals that are asserted low are preceded by a tilde. In the previous example, line 3 refers to the \overline{SSO} pin (shown as ~sso).
- The word "assert" means that a high true (active high) signal is pulled high to V_{CC} or that a low true (active low) signal is pulled low to ground. The word "deassert" means that a high true signal is pulled low to ground or that a low true signal is pulled high to V_{CC} . These conventions are summarized in Table 1.

Table 1. Signal States

Signal/Symbol	Logic State	Signal State	Voltage
PIN	True	Asserted	Ground ¹
PIN	False	Deasserted	V _{CC} ²
PIN	True	Asserted	V _{CC}
PIN	False	Deasserted	Ground

^{1.} Ground is an acceptable low-voltage level. See the appropriate data sheet for the range of acceptable low-voltage levels (typically a TTL logic low).

Documentation

This manual (DSP56654UM/D) is one of a set of five documents that provides complete product information for the DSP56654. The other four documents include the following:

- *M•CORE Reference Manual* (MCORERM/AD)
- MMC2001 Reference Manual (MMC2001M/AD
- DSP56600 Family Manual (DSP56600FM/AD)
- DSP56654 Technical Data Sheet (DSP56654/D)

V_{CC} is an acceptable high-voltage level. See the appropriate data sheet for the range of acceptable high-voltage levels (typically a TTL logic high).



Chapter 1 Introduction

Motorola designed the ROM-based DSP56654 to support the rigorous demands of the cellular subscriber market. The high level of on-chip integration in the DSP56654 minimizes application system design complexity and component count, resulting in very compact implementations. This integration also yields very low power consumption and cost-effective system performance. The DSP56654 chip combines Motorola's 32-bit M•CORETM MicroRISC Engine and the DSP56600 Digital Signal Processor (DSP) core with on-chip memory, a protocol timer, and custom peripherals to provide a single-chip cellular base-band processor. A block diagram of the DSP56654 is shown in Figure 1-1.

1.1 DSP56654 Key Features

The following list summarizes the key features of the DSP56654.

- M•CORE (MCU) core
 - 32-bit load/store M•CORE RISC architecture
 - Fixed 16-bit instruction length
 - 16-entry 32-bit general-purpose register file
 - 32-bit internal address and data buses
 - Efficient four-stage, fully interlocked execution pipeline
 - Single-cycle execution for most instructions, two cycles for branches and memory accesses
 - Special branch, byte, and bit manipulation instructions
 - Support for byte, halfword, and word memory accesses
 - Fast interrupt support via vectoring/auto-vectoring and a 16-entry dedicated alternate register file




Figure 1-1. DSP56654 Block Diagram

- DSP core
 - DSP56600 architecture
 - Single-cycle arithmetic instructions
 - Fully pipelined 16 × 16-bit parallel multiply accumulator (MAC)

- Two 40-bit accumulators including extension bits
- 40-bit parallel barrel shifter
- Highly parallel instruction set with unique DSP addressing modes
- Position-independent code support
- Nested hardware DO loops
- Fast auto-return interrupts
- On-chip support for software patching and enhancements
- Real-time trace capability via external address bus
- On-chip memory
 - $-4K \times 32$ -bit MCU ROM
 - 512 × 32-bit MCU RAM
 - $-2K \times 24$ -bit DSP program ROM
 - $-40K \times 24$ -bit DSP program RAM
 - $-14K \times 16$ -bit X data RAM:
 - 12K general access RAM
 - 2K Dual-Port MDI RAM
 - $-15K \times 16$ -bit Y data RAM:
 - 11K general access RAM
 - 2K Dual-Port DPD RAM
 - 2K Dual-Port VIAC RAM
- On-chip peripherals
 - Fully programmable phase-locked loop (PLL) for DSP clock generation
 - External Interface Module (EIM) for glueless system integration
 - External 22-bit address and 16-bit data MCU buses
 - 32-source MCU interrupt controller
 - Intelligent MCU/DSP interface (MDI) with 2K × 16-bit dual-port RAM as well as messaging status and control unit
 - Serial Audio Codec Port (SAP)
 - Serial Baseband Codec Port (BBP)
 - DPS Peripheral DMA (DPD) for independent SAP/BBP operation
 - Viterbi Accelerator (VIAC)



- Protocol timer frees the MCU from radio channel timing events
- Two Queued Serial Peripheral Interface (QSPI) ports
- Keypad port capable of scanning up to an 8×8 matrix keypad
- General-purpose MCU and DSP timers
- Pulse Width Modulation (PWM) output
- Two Universal Asynchronous Receiver/Transmitter (UART) ports with FIFO
- IEEE 1149.1-compliant boundary scan JTAG test access port (TAP)
- Integrated DSP/MCU On-Chip Emulation (OnCETM) module
- DSP program and X/Y data visibility modes for system development
- ISO 7816-compatible smart card port
- Operating features
 - Comprehensive static and dynamic power management
 - MCU operating frequency: DC to 16.8 MHz at 1.8 V
 - DSP operating frequency: DC to 58.8 MHz at 1.8 V
 - Internal operating voltage range: 1.8–2.5 V with 3.1 V-tolerant I/O
 - Operating temperature: -40° to 85°C ambient
 - Package option: 17×17 mm, 256-lead PBGA

1.2 Architecture Overview

The DSP56654 combines the control and I/O capability of the M•CORE MCU with the signal processing power of the DSP56600 core to provide a complete system solution for a cellular baseband system. The DSP subsystem has a closed architecture, meaning that all DSP memory is contained on the device and the DSP address and data buses do not appear external to the device. The MCU subsystem provides both on-chip memory and an external bus interface. Both processors provide external interrupt pins.

The two cores communicate through the MDI, which includes a block of dual-access RAM.

Each core generates its own independent clock, and the DSP core contains a PLL as part of its clock generation subsystem. Each processor and its associated peripherals have several low-power standby modes.



A single JTAG port is shared by the two cores for debug and test purposes. The JTAG port is integrated with on-chip emulation modules for both the MCU and the DSP, providing a non-intrusive way to interact with the processors and their peripherals and memory. The MCU has additional external debug pins for in-circuit emulation. The DSP program address bus is multiplexed on other DSP56654 pins.

The pins associated with most peripherals can be programmed individually to function as general-purpose input/output signals (GPIO) if their primary functions are not required. (The exceptions are the MCU pulse width modulator and general-purpose timer, which have no GPIO capability, and the SmartCard Port (SCP), whose five pins must all function either as SCP pins or GPIO (i.e., cannot be individually programmed).

1.2.1 MCU

This section describes the MCU core, peripherals, and memory.


1.2.1.1 Core Description

The M•CORE MCU utilizes a four-stage pipeline for instruction execution. The instruction fetch, instruction decode/register file read, execute, and register write-back stages operate in an overlapped fashion, allowing most instructions to execute in a single clock cycle. Sixteen general-purpose registers are provided for source operands and instruction results.

The execution unit consists of a 32-bit arithmetic/logic unit (ALU), a 32-bit barrel shifter, a find-first-one unit (FFO), result feed-forward hardware, and miscellaneous support hardware for multiplication and multiple register loads and stores. Arithmetic and logical operations are executed in a single cycle with the exception of the multiply and divide instructions. The FFO unit operates in a single clock cycle.

The program counter unit contains a PC incrementer and a dedicated branch address adder to minimize delays during change-of-flow operations. Memory load and store operations are provided for byte, halfword, and word (32-bit) data with automatic zero extension of byte and halfword load data. These instructions can execute in two clock cycles. Load and store multiple register instructions allow low overhead context save and restore operations.

A single condition code/carry (C) bit is provided for condition testing and to implement arithmetic and logical operations greater than 32 bits. A 16-entry alternate register file is provided to minimize exception processing overhead, and the CPU supports both vectored and auto-vectored interrupts.



For a complete description of M•CORE architecture, refer to the *M•CORE Reference Manual*.

1.2.1.2 MCU-Side Peripherals

The MCU-side peripherals for the DSP56654 support a variety of I/O functions, including radio channel timing, signal generation, periodic interrupts, smart card interface, LCD displays, and key pads.

- A **keypad port** supports up to 8 rows and 8 columns.
- Each of two **QSPIs** enables serial communication to multiple peripheral devices through a single port.
- The **SCP** provides user information to an external device through a smart card port.
- Each of two **UART**s connects to a modem or another computer.
- An **edge I/O port** enables up to eight external interrupts.
- An **interrupt controller** prioritizes up to 32 peripheral interrupts.
- Four timers are provided, including
 - a **periodic interval timer** to generate periodic interrupts
 - a watchdog timer to protect against system failure
 - a **pwm** and **general-purpose timer** to generate custom signals
 - a **protocol timer** with TDMA counters for radio channel control, event scheduling, QSPI triggers or generating interrupts to either core.
- MCU OnCE facilitates test and debug.

1.2.1.3 MCU-Side Memory

All MCU memory is 32 bits (1 word) wide. On-chip MCU memory includes 512 words of RAM and 4K words of ROM. In addition, the EIM provides a 22-bit address/16-bit data bus with control signals to access external memory. Programmable timing on this bus allows the use of a wide range of memory devices. As many as six external memory banks can be connected.



1.2.2 DSP

This section describes the DSP core, peripherals, and memory.

1.2.2.1 Core Description

The DSP56600 core contains a data arithmetic logic unit, an address generation unit, a program control unit, and program patch logic.

1.2.2.1.1 Data Arithmetic Logic Unit

The data arithmetic logic unit (ALU) performs all data arithmetic and logical operations in the DSP core. The components of the data ALU include the following:

- Four 16-bit input general purpose registers: X1, X0, Y1, and Y0
- A parallel, fully pipelined MAC
- Six data ALU registers (A2, A1, A0, B2, B1, and B0) that are concatenated into two general-purpose, 40-bit accumulators, A and B
- An accumulator shifter that is an asynchronous parallel shifter with a 40-bit input and a 40-bit output
- A bit field unit (BFU) with a 40-bit barrel shifter
- Two data bus shifter/limiter circuits

The data ALU registers can be read or written over the X data bus (XDB) and the Y data bus (YDB) as 16- or 32-bit operands. The source operands for the data ALU, which can be 16, 32, or 40 bits, always originate from data ALU registers. The results of all data ALU operations are stored in an accumulator.

A seven-stage pipeline executes one instruction per clock cycle. The destination of every arithmetic operation can be used as a source operand for the immediate following operation without penalty.

The MAC unit comprises the main arithmetic processing unit of the DSP core and performs all of the calculations on data operands. For arithmetic instructions, the unit accepts as many as three input operands and outputs one 40-bit result, formatted as Extension:Most Significant Product:Least Significant Product (EXT:MSP:LSP).

The multiplier executes 16-bit \times 16-bit, parallel, fractional multiplies, between two's-complement signed, unsigned, or mixed operands. The 32-bit product is right-justified and added to the 40-bit contents of either the A or B accumulator. A 40-bit result can be stored as a 16-bit operand. The LSP can either be truncated or rounded into the MSP. Rounding is performed if specified.



The address generation unit (AGU) performs the effective address calculations using integer arithmetic necessary to address data operands in memory and contains the registers used to generate the addresses. It implements four types of arithmetic: linear, modulo, multiple wrap-around modulo, and reverse-carry. The AGU operates in parallel with other chip resources to minimize address-generation overhead.

The AGU is divided into two halves, each with its own address ALU. Each address ALU has four sets of register triplets, and each register triplet is composed of an address register, an offset register, and a modifier register. The two address ALUs are identical. Each contains a 16-bit full adder (referred to as an offset adder).

A second full adder (referred to as a modulo adder) adds the summed result of the first full adder to a modulo value that is stored in its respective modifier register. A third full adder (called a reverse-carry adder) is also provided.

The offset adder and the reverse-carry adder are in parallel and share common inputs. The only difference between them is that they carry propagates in opposite directions. Test logic determines which of the three summed results of the full adders is output.

Each address ALU can update one address register from its respective address register file during one instruction cycle. The contents of the associated modifier register specifies the type of arithmetic to be used in the address register update calculation. The modifier value is decoded in the address ALU.

1.2.2.1.3 Program Control Unit

The program control unit (PCU) performs instruction prefetch, instruction decoding, hardware DO loop control and exception processing. The PCU implements a seven-stage pipeline and controls the different processing states of the DSP core. The PCU consists of three hardware blocks:

- program decode controller (PDC)
- program address generator (PAG)
- program interrupt controller (PIC)

The PDC decodes the 24-bit instruction loaded into the instruction latch and generates all signals necessary for pipeline control. The PAG contains all the hardware needed for program address generation, system stack and loop control. The PIC arbitrates among all interrupt requests and generates the appropriate interrupt vector address.

The PCU implements its functions using the following registers:

- PC—Program Counter register
- SR—Status Register
- LA—Loop Address register
- LC—Loop Counter register
- VBA—Vector Base Address register
- SZ—Size register
- SP—Stack Pointer
- OMR—Operating Mode Register
- SC—Stack Counter register

The PCU also includes a hardware System Stack (SS).


1.2.2.1.4 Program Patch Logic

The program patch logic (PPL) block provides a way to adjust program code in the onchip ROM without generating a new mask. Implementing the code correction is done by replacing a piece of ROM-based code with a patch program stored in RAM. The PPL consists of four patch address registers (PAR0–PAR3) and four patch address comparators. Each PAR points to a starting location in the ROM code where the program flow is to be changed. The PC register in the PCU is compared to each PAR. When an address of a fetched instruction is identical to an address stored in one of the PARs, the program data bus is forced to a corresponding JMP instruction, replacing the instruction that otherwise would have been fetched from the ROM.

1.2.2.2 DSP-Side Peripherals

The DSP-side peripherals for the DSP56654 are primarily targeted at handling baseband and audio processing.

- Two synchronous serial ports connect to external codecs to process received baseband information.
 - The SAP connects to a standard audio codec. This port also provides a general-purpose timer.
 - The **BBP** connects to a standard RF/IF codec.
- The DPD provides direct memory access for the SAP or BBP to enable these peripherals to operate without DSP intervention.



• DSP OnCE and data bus visibility facilitate test and debug.

1.2.2.3 DSP-Side Memory

All DSP memory is contained on-chip. DSP program memory is 24 bits wide, while data memory is 16 bits (1 halfword) wide. Program ROM is 2K by 24 bits, and program RAM is 40K by 24 bits. Data memory is organized into two separate areas, X and Y, each accessed by its own address and data buses. The 14K halfwords of X data RAM include 12K for general use and 2K dual-port RAM for the MDI. Y data RAM is 15K by 16 bits, including 11K for general use, 2K dual-port RAM for the DPD, and 2K dual-port RAM for the VIAC.

1.2.3 MCU-DSP Interface

The MDI provides a way for the MCU and DSP cores to communicate with each other. It contains a message and control unit as well as $2K \times 16$ -bit dual-ported RAM.



Chapter 2 Signal/Connection Description

The DSP56654 input and output signals are organized into functional groups in Table 2-1 below and in Figure 2-1 on page 2-2. Many of the pins in the DSP56654 have multiple functions. In Table 2-1, pin function is described to reflect primary pin function. Subsequent tables in this section are named for these primary functions and provide full descriptions of all signals on the pins.

Table 2-1. DSP56654 Signal Functional Group Allocations

	Number of Signals	Detailed Description	
Power (V _{CCx})		19	Table 2-2
Function-specific groun	23	Table 2-3	
Substrate ground (GND	SUBSTRATE)	20	
PLL and clocks		5	Table 2-4
External Interface Modu	ıle (EIM)	48	Table 2-5
Reset, mode, and multi	plexer control	5	Table 2-6
DSP X/Y visibility port		35	Table 2-7
External interrupts		9	Table 2-8
Protocol Timer		16	Table 2-9
Keypad port	16	Table 2-10	
UARTA UARTB		4 4	Table 2-11 Table 2-12
Queued Serial Peripher QSPIB	8 8	Table 2-13 Table 2-14	
Smart Card Port (SCP)		5	Table 2-15
Serial Audio Codec Por	t (SAP)	6	Table 2-16
Baseband Codec Port (6	Table 2-17	
Development & Test	Emulation port	6	Table 2-18
	Debug control port	2	
	JTAG test access port (TAP)	6	Table 2-20






Figure 2-1. Signal Group Organization



2.1 Power

The DSP56654 power pins are listed in Table 2-2.

Table 2-2. Power

	14.0.0	
Power Signals	Description	
V _{CCA}	Address bus power—These linessupply isolated power to the address bus drivers.	
V _{CCB}	SIM power—This line supplies isolated power for the smart card I/O drivers.	
V _{CCC}	Bus control power—This line supplies power to the bus control logic.	
V _{CCD}	Data bus power—These lines supply power to the data bus.	
V _{CCE}	Audio codec port power—This line supplies power to audio codec I/O drivers.	
V _{CCF}	Clock output power—This line supplies a quiet power source for the CKOUT output. Ensure that the input voltage to this line is well-regulated and uses an extremely low impedance path to tie to the V_{CC} power rail. Use a 0.1 μF bypass capacitor located as close as possible to the chip package to connect between the V_{CCF} line and the GND_F line.	
V _{CCG}	GPIO power —This line supplies power to the GPIO, keypad, UARTs, interrupts, STO, and JTAG I/O drivers.	
V _{CCH}	Baseband codec and timer power—This line supplies power to the baseband codec, QSPIs, and Timer I/O drivers.	
V _{CCHQ}	Quiet power high —These lines supply a quiet power source to the pre-driver voltage converters. This value should be equal to the maximum value of the power supplies of the chip I/O drivers (i.e., the maximum of V_{CCA} , V_{CCB} , V_{CCC} , V_{CCD} , V_{CCE} , V_{CCF} , V_{CCG} , V_{CCH} , and V_{CCK}).	
V _{CCK}	Emulation port power—This line supplies power to the emulation port I/O drivers.	
V _{CCL}	DSP X/Y address visibility and port control power—This line supplies power to the DSP address visibility and port control system	
V _{CCM}	DSP X/Y data visibility power—This line supplies power to the DSP data visibility system.	
V _{CC P}	Analog PLL circuit power—This line is dedicated to the analog PLL circuits and must remain noise-free to ensure stable PLL frequency and performance. Ensure that the input voltage to this line is well-regulated and uses an extremely low impedance path to tie to the V_{CC} power ail. Use a 0.1 μ F capacitor and a 0.01 μ F capacitor located as close as possible to the chip package to connect between the V_{CCP} line and the GND _P and GND _{P1} lines.	
V _{CCQ}	Quiet power —These lines supply a quiet power source to the internal logic circuits. Ensure that the input voltage to this line is well-regulated and uses an extremely low impedance path to tie to the V_{CC} power rail. Use a 0.1 μ F bypass capacitor located as close as possible to the chip package to connect between the V_{CCQ} lines and the GND _Q lines.	



2.2 Ground

The DSP56654 ground pins are listed in Table 2-3.

Table 2-3. Ground

Ground Signals	Description	
GND _A	Address bus ground—These lines connect system ground to the address bus.	
GND _B	SIM ground—These lines connect system ground to the smart card bus.	
GND _C	Bus control ground—This line connects ground to the bus control logic.	
GND _D	Data bus ground—These lines connect system ground to the data bus.	
GND _E	Audio codec port ground—These lines connect system ground to the audio codec port.	
GND _F	Clock output ground—This line supplies a quiet ground connection for the clock output drivers.	
GND_G	GPIO ground —These lines connect system ground to GPIO, keypad, data port, interrupts, STO, and JTAG I/O drivers.	
GND _H	Baseband codec and timer ground —These lines connect system ground to the baseband codec and timer I/O drivers.	
GND _K	Emulation port ground —These lines connect system ground to the emulation port I/O drivers.	
GND _L	DSP X/Y address visibility and port control ground—This line grounds the DSP X/Y address visibility and port control system.	
GND _M	DSP X/Y data visibility ground—This line grounds the DSP data visibility system.	
GND _P	Analog PLL circuit ground—This line supplies a dedicated quiet ground connection for the analog PLL circuits.	
GND _{P1}	Analog PLL circuit ground—This line supplies a dedicated quiet ground connection for the analog PLL circuits.	
GND _Q	Quiet ground—These lines supply a quiet ground connection for the internal logic circuits.	
GND _{SUBSTRATE}	Substrate ground—These lines must be tied to system ground.	



2.3 Clock and Phase-Locked Loop

The pins controlling DSP56654 clocks and PLL are listed in Table 2-4.

Table 2-4. PLL and Clock Signals

Signal Name	Туре	Reset State	Signal Description
CKIH	Input	Input	High frequency clock input—This input can be connected to either a sinusoid clock source as low as 300 mVpp or a CMOS-level square wave. Input frequencies above 16.8 MHz must be at CMOS-level. Any CMOS-level input requires that the CKIHF bit in the CKCTL be set.
CKIL	Input	Input	Low frequency clock input—This input should be connected to a square wave with a frequency less than or equal to CKIH. This is the default input clock after reset.
СКО	Output	Driven low	DSP/MCU output clock—This signal provides an output clock synchronized to the DSP or MCU core internal clock phases, according the selected programming option. The choices of clock source and enabling/disabling the output signal are software selectable.
СКОН	Output	Driven low	High frequency clock output—This signal provides an output clock derived from the CKIH input. This signal can be enabled or disabled by software and defaults to disabled logic-low at reset.
PCAP	Input/ Output	Indeterminate	PLL capacitor —This signal is used to connect the required external filter capacitor to the PLL filter. Connect one end of the capacitor to PCAP and the other to V_{CCP} .



2.4 External Interface Module

The EIM signals are listed in Table 2-5.

Table 2-5. External Interface Module

Signal Name	Туре	Reset State	Signal Description
A0-A21	Output	Driven low	Address bus—These signals specify the address for external memory accesses. If there is no external bus activity, A0–A21 remain at their previous values to reduce power consumption.
D0-D15	Input/ Output	Input	Data bus —These signals provide the bidirectional data bus for external memory accesses. D0–D15 are held at their last logic state when there is no external bus activity and during hardware reset. This is done with weak "keepers" inside the I/O buffers.
R/W	Output	Driven high	Read/Write —This signal indicates the bus access type. A high signal indicates a bus read. A low signal indicates a write to the bus. This signal can also be used as a memory write enable $(\overline{\text{WE}})$ signal. When accessing a peripheral chip, the signal acts as a read/write. The signal is set during hardware reset.
EB0	Output	Driven high	Enable Byte 0 —When driven low, this signal indicates access to data byte 0 (D8–D15) during a read or write cycle. This pin may also act as a write byte enable, if so programmed. This output is used when accessing 8-bit wide SRAM.
EB1	Output	Driven high	Enable Byte 1 —When driven low, this signal indicates access to data byte 1 (D0–D7) during a read or write cycle. This pin may also act as a write byte enable, if so programmed. This output is used when accessing 8-bit wide SRAM.
ŌĒ	Output	Driven high	Bus select —When driven low, this signal indicates that the current bus access is a read cycle and enables slave devices to drive the data bus with a read.
CS0	Output	Chip-driven	Chip Select 0—This signal is asserted low based on the decode of the internal address bus bits A[31:24] and is typically used as the external flash memory chip select. After reset, accesses using CS0 have a default of 15 wait states.
CS1 CS4	Output	Driven high	Chip Selects 1–4—These signals are asserted low based on the decode of the internal address bus bits A[31:24] of the access address. When not configured as chip selects, these signals become general purpose outputs (GPOs). After reset, these signals are GPOs that are driven high.
CS5	Output	Driven low	Chip Select 5—This signal is asserted high based on the decode of the internal address bus bits A[31:24] of the access address. When not configured as a chip select, this signal functions as a GPO. After reset, this signal is a GPO that is driven low.



2.5 Reset, Mode, and Multiplexer Control

The reset, mode select, and multiplexer control pins are listed in Table 2-6.

Table 2-6. Reset, Mode, and Multiplexer Control Signals

Signal Name	Туре	Reset State	Signal Description
RESET_IN	Input	Input	Reset Input—This signal is an active low Schmitt trigger input that provides a reset signal to the internal circuitry. The input is valid if it is asserted for at least three CKIL clock cycles. This pin has a 47kΩ pull-up resistor. Note: If MUX CTL is held high, the RTSA pin serves as the RESET_IN input line. (See Table 2-11 on page 2-15.)
RESET_OUT	Output	Pulled low	Reset Output—This signal is asserted low for at least seven CKIL clock cycles under any one of the following three conditions: RESET_IN is pulled low for at least three CKIL clock cycles The alternate RESET_IN signal is enabled by MUX_CTL and is pulled low for at least three CKIL clock cycles The watchdog count expires. This signal is asserted immediately after the qualifier detects a valid RESET_IN signal, remains asserted during RESET_IN assertion, and is stretched for at least seven more CKIL clock cycles after RESET_IN is deasserted. Three CKIL clock cycles before RESET_OUT is deasserted, the MCU boot mode is latched from the MOD signal.
MOD	Input	Input	Mode Select—This signal selects the MCU boot mode during hardware reset. It should be driven at least four CKIL clock cycles before RESET_OUT is deasserted. MOD driven high—MCU fetches the first word from internal MCU ROM. MOD driven low—MCU fetches the first word from external flash memory.



Freescale Semiconductor, Inc.

Reset, Mode, and Multiplexer Control

Table 2-6. Reset, Mode, and Multiplexer Control Signals (Continued)

Signal Name	Туре	Reset State		Signal Description	
MUX_CTL	Input	Input		—This input allows the designer to be used for RESET_IN, the G signals as follows:	
				Normal (MUX_CTL low)	Alternate (MUX_CTL high)
			Interrupt signals	INT6/STDA/DSRA	TRST
			(See Table 2-8)	INT7/SRDA/DTRA/SCLK	TMS
			Keypad signals	ROW6/SC2A/DCDA	DSP_DE
			(See Table 2-10)	ROW7/SCKA/RIA	TCK
			Serial Data Port A	TxA	TDO
			(UARTA) signals	RxA/IC1	TDI
			(See Table 2-11)	RTSA/IC2A	RESET_IN
				CTSA	MCU_DE
			normal and provisions a smooth swit this signal n and TRST s values durir	responsible to ensure that tran alternate functions are made sare made in the on-chip hardwatch. The external command concust ensure that critical pins (subsignals and RESET_IN) are dring and after the switch.	smoothly. No are to assure such a nverter used to drive uch as the JTAG TMS ven with inactive
STO	Output	Chip driven	Soft Turn Off—This	is a GPO pin. Its logic state is	not affected by reset.

Note: For each control signal equipped with a pull-up or pull-down rersistor, the resistor is automatically disconnected when the pin is an output.



2.6 DSP X/Y Visibility Port

Setting the GPC8 bit in the GPCR enables the DSP X/Y visibility function. At reset, the signals described in Table 2-7 are configured either as GPI or not connected, as noted. The X/Y visibility signals not listed in Table 2-7 are multiplexed with other pins, as follows:

- XYD15—alternate function for TxA. (See page 2-15.)
- XYD14—alternate function for RxA. (See page 2-15.)

Table 2-7. DSP X/Y Visibility Port

Signal Name	Туре	Reset State	Signal Description
XYA[15:0]	Output	Not Connected	DSP X/Y Visibility Address Bus—These output signals reflect the value of the internal DSP address lines XAB15–0 or YAB15–0 according to the XYSEL bit in the DSP Operating Mode Register (OMR). These signals are disconnected out of reset.
XYD[13:6]	Input or Output	Input	DSP X/Y Visibility Data Bus—These signals reflect the value of the internal DSP data lines XDB13–6 or YDB13–6 according to the XYSEL bit in the OMR. These signals can also function as GPIO, and are configured as GPI out of reset.
XYD[5:0]	Output	N/C	DSP X/Y Visibility Data Bus—These signals reflect the value of the internal DSP data lines XDB5–0 or YDB5–0 according to the XYSEL bit in the OMR. These signals are disconnected out of reset.
XYST	Output	N/C	DSP X/Y Visibility Strobe—When asserted, this signal indicates that a valid data transfer cycle is active over the internal DSP X or Y bus, according to the XYSEL bit in the OMR. This signal is disconnected out of reset.
XYSEL	Output	N/C	DSP X/Y Visibility Select—This signal reflects the XYSEL bit in the DSP OMR, indicating that the DSP X bus is visible when asserted, and the DSP Y bus is visible when deasserted. This signal is disconnected out of reset.
XYRW	Output	N/C	DSP X/Y Visibility Read/Write—This output signal indicates if the current cycle on the internal DSP X or Y bus is a read cycle (XYRW is asserted) or a write cycle (XYRW is deasserted). This signal is disconnected out of reset.

2.7 Interrupts

With the exception of alternate signal functions TRST, TMS, and DSP_IRQ, the signals described in Table 2-8 are GPIO when not programmed otherwise, and default as general-purpose inputs (GPI) after reset.

Table 2-8. Interrupt Signals

			-
Signal Name	Туре	Reset State	Signal Description
INT0-INT5	Input or Output	Input	Interrupts 0–5 ¹ —These signals can be programmed as interrupt inputs or GPIO signals. As interrupt inputs, they can be programmed to be level sensitive, positive edge-triggered, or negative edge-triggered.
			INT0–3 have 100 k Ω on-chip pull-up resistors. INT4–5 have 10–27 k Ω on-chip pull-up resistors.
Normal—MUX	_CTL drive	en low	
INT6 (GPC0 = 0)	Input or Output	Input	Interrupt 6 ¹ —When selected, this signal can be programmed as an interrupt input or a GPIO signal. As an interrupt input, it can be programmed to be level sensitive, positive edge-triggered, or negative edge-triggered.
			INT6 has a 47 kΩ on-chip pull-up resistor.
DSRA (GPC0 = 0)	Output		Data Set Ready —When programmed as GPIO output, this signal can be used as the DSR output for UARTA. (See Table 2-11 on page 2-15.)
STDA (GPC0 = 1)	Output		Audio Codec Serial Transmit Data (alternate)—When programmed as STDA, this signal transmits data from the serial transmit shift register in the serial audio codec port.
			Note: When this signal functions as STDA, the primary STDA signal is disabled. (See Table 2-16 on page 2-20.)
Alternate—MU	X_CTL dri	ven high	
TRST	Input	Input	Test Reset (alternate)—When selected, this signal acts as the TRST input for the JTAG test access port (TAP) controller. The signal is a Schmitt trigger input that asynchronously initializes the JTAG test controller when asserted.
			Note: When this signal is enabled, the primary TRST signal is disconnected from the TAP controller. (See Table 2-20 on page 2-23.)



Table 2-8. Interrupt Signals (Continued)

Signal Name	Туре	Reset State	Signal Description	
Normal—MUX_CTL driven low				
INT7 (GPC1 = 0)	Input or Output	Input	Interrupt 7^1 —When selected, this signal can be programmed as an interrupt input or a GPIO signal. As an interrupt input, it can be programmed to be level sensitive, positive edge-triggered, or negative edge-triggered. INT7 has a 47 k Ω on-chip pull-up resistor.	
DTRA (GPC1 = 0)	Input		Data Terminal Ready —When programmed as GPIO, this signal is used as the DTR positive and negative edge-triggered interrupt input for UARTA. (See Table 2-11 on page 2-15.)	
SCLK (GPC1 = 0)	Input		Serial Clock—This signal provides the input clock for UARTA and UARTB. (See Table 2-11 on page 2-15.)	
SRDA (GPC1 = 1)	Input		Audio Codec Serial Receive Data (alternate)—When programmed as SRDA, this signal receives data into the serial receive shift register in the serial audio codec port.	
			Note: When this signal is used as SRDA, the primary SRDA signal is disabled. (See Table 2-16 on page 2-20.)	
Alternate—MU	IX_CTL dri	ven high		
TMS	Input	Input	Test Mode Select (alternate)—This signal is the TMS input for the JTAG test access port (TAP) controller. TMS is used to sequence the TAP controller state machine. It is sampled on the rising edge of TCK.	
			Note: When this signal is enabled, the primary TMS signal is disconnected from the TAP controller. See Table 2-20 on page 2-23	
DSP_IRQ	Input	Input	DSP External Interrupt Request —This active low Schmitt trigger input can be programmed as a level-sensitive or negative edge-triggered maskable interrupt request input during normal instruction processing. If the DSP is in the STOP state and DSP_IRQ is asserted, the DSP exits the STOP state. $\overline{\text{DSP_IRQ}} \text{ has a 47 k}\Omega \text{ on-chip pull-up resistor.}$	

As Schmitt trigger interrupt inputs, these signals can be programmed to be level sensitive, positive edge-triggered, or negative edge-triggered. An edge-triggered interrupt is initiated when the input signal reaches a particular voltage level, regardless of the rise or fall time. However, as signal transition time increases, the probability of noise generating extraneous interrupts also increases.

2.8 Protocol Timer

Table 2-9 describes the 16 Protocol Timer signals.

Table 2-9. Protocol Timer Output Signals

Name	Туре	Reset State	Signal Description
TOUT0- TOUT15	Input or Output	Input	Timer Outputs 0–15 —These timer output signals can also be configured as GPIO. The default function after reset is GPI.

2.9 Keypad Port

With the exception of alternate signal functions $\overline{DSP_DE}$ and TCK, the signals described in Table 2-10 are GPIO when not programmed otherwise and default as GPI after reset.

Table 2-10. Keypad Port Signals

Signal Name	Туре	Reset State	Signal Description
COL0-COL5	Input or Output	Input	Column Strobe 0–5—As keypad column strobes, these signals can be programmed as regular or open drain outputs.
COL6 (GPC2 = 0)	Input or Output	Input	Column Strobe 6—As a keypad column strobe, this signal can be programmed as regular or open drain output.
OC1 (GPC2 = 1)	Output		MCU Timer Output Compare 1—This signal is the MCU timer output compare 1 signal.
			Programming of this signal function is performed using the general port control register and the keypad control register.
COL7 (GPC3 = 0)	Input or Output	Input	Column Strobe 7—As a keypad column strobe, this signal can be programmed as regular or open drain output.
PWM (GPC3 = 1)	Output		PWM Output Note: Programming of this signal function is performed using the general port control register and the keypad control register.
ROW0– ROW4	Input or Output	Input	Row Sense 0–4—These signals function as keypad row senses. ROW0–4 have 22 k Ω on-chip pull-up resistors.
ROW5 (GPC4 = 0)	Input or Output	Input	Row Sense 5—This signal functions as a keypad row sense.
IC2B (GPC4 = 1)	Input		MCU Timer Input Capture 2, Source B—This signal is one of two sources for the MCU input capture 2 timer.
			Note: Programming of this signal function is performed using the general port control register.



Table 2-10. Keypad Port Signals (Continued)

Signal Name	Туре	Reset State	Signal Description		
Normal—MUX	Normal—MUX_CTL driven low				
ROW6	Input or	Input	Row Sense 6—This signal functions as a keypad row sense.		
(GPC5 = 0)	Output		This pin has a 100 k Ω on-chip pull-up resistor.		
DCDA (GPC5 = 0)	Output		Data Carrier Detect —This signal can be used as the \overline{DCD} output for the UARTA. (See Table 2-11 on page 2-15.)		
			Note: Programming of these functions is done through the general port control register and the SAP control register.		
SC2A	Input or		Audio Codec Serial Control 2 (alternate)—This signal provides I/O		
(GPC5 = 1)	Output		frame synchronization for the serial audio codec port. In synchronous mode, the signal provides the frame sync for both the transmitter and receiver. In asynchronous mode, the signal provides the frame sync for the transmitter only.		
			Note: When this signal is used as SC2A, the primary SC2A signal is disabled. (See Table 2-16 on page 2-20.)		
Alternate—MU	X_CTL dri	ven high			
DSP_DE	Input or Output	Input	Digital Signal Processor Debug Event—This signal functions as DSP_DE. In normal operation, DSP_DE is an input that provides a means to enter the debug mode of operation from an external command converter. When the DSP enters the debug mode due to a debug request or as the result of meeting a breakpoint condition, it asserts DSP_DE as an output signal for three clock cycles to acknowledge that it has entered debug mode.		
			Note: When this signal is enabled, the primary DSP_DE signal is disabled.		

Table 2-10. Keypad Port Signals (Continued)

Signal Name	Туре	Reset State	Signal Description		
Normal—MUX	Normal—MUX_CTL driven low				
ROW7 (GPC6 = 0)	Input or Output	Input	Row Sense 7—This signal functions as a keypad row sense.		
RIA (GPC6 = 0)	Output		Ring Indicator —This signal can be used as the $\overline{\text{RI}}$ output for UARTA. (See Table 2-11 on page 2-15.)		
			Note: Programming of these functions is done through the general port control register and the SAP control register.		
SCKA (GPC6 = 1)	Input		Audio Codec Serial Clock (alternate)—This signal provides the serial bit rate clock for the serial audio codec port. In synchronous mode, the signal provides the clock input or output for both the transmitter and receiver. In asynchronous mode, the signal provides the clock for the transmitter only.		
			Note: When this signal is used as SCKA, the primary SCKA signal is disabled. (See Table 2-16 on page 2-20.)		
Alternate—MU	Alternate—MUX_CTL driven high				
TCK	Input	Input	Test Clock (alternate) —This signal provides the TCK input for the JTAG test access port (TAP) controller. TCK is used to synchronize the JTAG test logic.		
			Note: When this signal is enabled, the primary TCK signal is disconnected from the TAP controller. (See Table 2-20 on page 2-23.)		



2.10 UARTA

All signals in Table 2-11 except alternate signal functions TDO, TDI, RESET_IN, and MCU_DE are GPIO when not programmed otherwise and default as GPI after reset.

The UARTA signals not included in Table 2-11 can be implemented with GPIO pins

Table 2-11. UARTA Signals

Signal Name	Туре	Reset State	Signal Description
			Signal Description
Normal—MUX	_CTL drive	en low	
TxA (GPC8 = 0, GPC9 = 1)	Input or Output	Input	UARTA Transmit—This signal transmits data from UARTA.
EMD15 (GPC8 = 0, GPC9 = 0)	Input or Output	Input	Emulation Port GPIO.
XYD15 (GPC8 = 1)	Output		DSP X/Y Visibility Address 15 —This signal reflects the value of the internal DSP address line XDB15 or YDB15 according to the XYSEL bit in the DSP Operating Mode Register.
Alternate—MU	IX_CTL dri	iven high	
TDO	Output		Test Data Output (alternate) —This signal provides the TDO serial output for test instructions and data from the JTAG TAP controller. TDO is a tri-state signal that is actively driven in the shift-IR and shift-DR controller states.
			Note: When this signal is enabled, the primary TDO signal is disconnected from the TAP controller. (See Table 2-20 on page 2-23.)
Normal—MUX	_CTL drive	en low	
RxA (GPC8 = 0, GPC9 = 1)	Input or Output	Input	UARTA Receive—This signal receives data into UARTA. RxA has a 47 k Ω on-chip pull-up resistor.
IC1 (GPC8 = 0, GPC9 = 1)	Input		MCU Timer Input Capture 1—The signal connects to an input capture/output compare timer used for autobaud mode support.
EMD14 (GPC8 = 0, GPC9 = 0)	Input or Output	Input	Emulation Port GPIO.
XYD14 (GPC8 = 1)	Output		DSP X/Y Visibility Address 14—This signal reflects the value of the internal DSP address line XDB14 or YDB14 according to the XYSEL bit in the DSP Operating Mode Register

Table 2-11. UARTA Signals (Continued)

Signal Name	Туре	Reset State	Signal Description			
Alternate—MU	Alternate—MUX_CTL driven high					
TDI	Input	Input	Test Data In (alternate) —This signal provides the TDI serial input for test instructions and data for the JTAG TAP controller. TDI is sampled on the rising edge of TCK.			
			Note: When this signal is enabled, the primary TDI signal is disconnected from the TAP controller. (See Table 2-20 on page 2-23.)			
Normal—MUX	_CTL drive	en low				
RTSA (GPC7 = 0)	Input or Output	Input	Request To Send—This signal functions as the UARTA RTS signal.			
IC2A (GPC7 = 1)	Input		MCU Timer Input Capture 2, Source A—This signal is one of two sources for the MCU input capture 2 timer.			
Alternate—MU	JX_CTL dr	iven high				
RESET_IN	Input	Input	Reset Input—This signal is an active low Schmitt trigger input that provides a reset signal to the internal circuitry. The input is valid if it is asserted for at least three CKIL clock cycles.			
			Note: When this signal is enabled, the primary RESET_IN signal is disabled. (See Table 2-6 on page 2-7.)			
Normal—MUX	_CTL drive	en low				
CTSA	Input or Output	Input	Clear To Send—This signal functions as the UARTA $\overline{\text{CTS}}$ signal. This pin has a 100 k Ω on-chip pull-up resistor.			
Alternate—MU	JX_CTL dr	iven high				
MCU_DE	Input or Output		Microcontroller Debug Event —As an input, this signal provides a means to enter the debug mode of operation from an external command converter.			
			As an output signal, it acknowledges that the MCU has entered the debug mode. When the MCU enters the debug mode due to a debug request or as the result of meeting a breakpoint condition, it asserts MCU_DE as an output signal for several clock cycles.			
			Note: When this signal is enabled, the primary MCU_DE signal is disabled.			



2.11 UARTB

The signals described in Table 2-12 are GPIO when not programmed otherwise and default as GPI after reset.

The UARTB signals not included in Table 2-12 can be implemented with GPIO pins

Table 2-12. UARTB Signals

Signal Name	Туре	Reset State	Signal Description
TxB	Input or Output	Input	UART Transmit—This signal transmits data from UARTB.
RxB	Input or Output	Input	UART Receive—This signal receives data into UARTB. RxB has a 47 k Ω on-chip pull-up resistor.
RTSB	Input or Output	Input	Request To Send—This signal functions as the UARTB RTS signal.
CTSB	Input or Output	Input	Clear To Send—This signal functions as the UARTB $\overline{\text{CTS}}$ signal. $\overline{\text{CTSB}}$ has a 100 kΩ on-chip pull-up resistor.

2.12 QSPIA

The signals described in Table 2-13 are GPIO when not programmed otherwise and default as GPI after reset.

Table 2-13. QSPIA Signals

Signal Name	Туре	Reset State	Signal Description
SPICS0A- SPICS4A	Output	Input	Serial Peripheral Interface Chip Select 0–4—These output signals provide chip select signals for QSPIA. The signals are programmable as active high or active low. SPICS0A–3A have 100 k Ω on-chip pull-up resistors. SPICS4A has a 100 k Ω on-chip pull-down resistor.
QSCKA	Output	Input	Serial Clock—This output signal provides the serial clock from QSPIA for the accessed peripherals. The delay (number of clock cycles) between the assertion of the chip select signals and the first transmission of the serial clock is programmable. The polarity and phase of QSCKA are also programmable.
MISOA	Input	Input	Synchronous Master In Slave Out—This input signal provides serial data input to QSPIA. Input data can be sampled on the rising or falling edge of QSCKA and received in QSPIA RAM most significant bit or least significant bit first.
MOSIA	Output	Input	Synchronous Master Out Slave In—This output signal provides serial data output from QSPIA. Output data can be sampled on the rising or falling edge of QSCKA and transmitted most significant bit or least significant bit first.



2.13 QSPIB

QSPIB

The signals described in Table 2-13 are GPIO when not programmed otherwise and default as GPI after reset.

Table 2-14. QSPIB Signals

Signal Name	Туре	Reset State	Signal Description
SPICS0B- SPICS4B	Output	Input	Serial Peripheral Interface Chip Select 0–4 —These output signals provide chip select signals for QSPIB. The signals are programmable as active high or active low.
			SPICS0B, 1B, 3B, and 4B have 100 k Ω on-chip pull-up resistors. SPICS2B has a 100 k Ω on-chip pull-down resistor.
QSCKB	Output	Input	Serial Clock—This output signal provides the serial clock from QSPIB for the accessed peripherals. The delay (number of clock cycles) between the assertion of the chip select signals and the first transmission of the serial clock is programmable. The polarity and phase of QSCKB are also programmable.
MISOB	Input	Input	Synchronous Master In Slave Out—This input signal provides serial data input to QSPIB. Input data can be sampled on the rising or falling edge of QSCKB and received in QSPIB RAM most significant bit or least significant bit first.
MOSIB	Output	Input	Synchronous Master Out Slave In—This output signal provides serial data output from QSPIB. Output data can be sampled on the rising or falling edge of QSCKB and transmitted most significant bit or least significant bit first.



2.14 SCP

The signals described in Table 2-15 are GPIO when not programmed otherwise, and default as GPI after reset.

Table 2-15. SCP Signals

Signal Name	Туре	Reset State	Signal Description
SIMCLK	Output	Input	SIM Clock—This signal is an output clock from the SCP to the smart card.
SENSE	Input	Input	SIM Sense—This signal is a Schmitt trigger input that signals when a smart card is inserted or removed. SENSE has a 100 k Ω on-chip pull-down resistor.
SIMDATA	Input or Output	Input	SIM Data—This bidirectional signal is used to transmit data to and receive data from the smart card. SIMDATA has a 47 k Ω on-chip pull-up resistor.
SIMRESET	Output	Input	SIM Reset—The SCP can activate the reset of an inserted smart card by driving SIMRESET low.
PWR_EN	Output	Input	SIM Power Enable—This active high signal enables an external device that supplies V_{CC} to the smart card, providing effective power management and power sequencing for the SIM. If the port drives this signal high, the external device supplies power to the smart card. Driving the signal low disables power to the card. PWR_EN has a 100 k Ω on-chip pull-down resistor.



The signals described in Table 2-16 are GPIO when not programmed otherwise and default as GPI after reset.

Note: SAP signals STDA, SRDA, SCKA, and SC2A have alternate functions (as

described in Table 2-8 on page 2-10 and Table 2-10 on page 2-12). When those

alternate functions are selected, the SAP signals are disabled.

Table 2-16. SAP Signals

Signal Name	Туре	Reset State	Signal Description
STDA	Output	Input	Audio Codec Transmit Data—This output signal transmits serial data from the audio codec serial transmitter shift register. STDA has a 100 k Ω on-chip pull-up resistor.
SRDA	Input	Input	Audio Codec Receive Data—This input signal receives serial data and transfers the data to the audio codec receive shift register. SRDA has a 100 k Ω on-chip pull-down resistor.
SCKA	Input or Output	Input	Audio Codec Serial Clock—This bidirectional signal provides the serial bit rate clock. It is used by both transmitter and receiver in synchronous mode or by the transmitter only in asynchronous mode. SCKA has a 100 k Ω on-chip pull-down resistor.
SC0A	Input or Output	Input	Audio Codec Serial Clock 0—This signal's function is determined by the transmission mode. • Synchronous mode—serial I/O flag 0 • Asynchronous mode—receive clock I/O
SC1A	Input or Output	Input	Audio Codec Serial Clock 1—This signal's function is determined by the transmission mode. Synchronous mode—serial I/O flag 1 Asynchronous mode—receiver frame sync I/O
SC2A	Input or Output	Input	Audio Codec Serial Clock 2—This signal's function is determined by the transmission mode. • Synchronous mode—transmitter and receiver frame sync I/O Asynchronous mode—transmitter frame sync I/O SCKA has a 100 kΩ on-chip pull-down resistor.



2.16 BBP

The signals described in Table 2-17 are GPIO when not programmed otherwise and default as GPI after reset.

Table 2-17. BBP Signals

Signal Name	Туре	Reset State	Signal Description
STDB	Output	Input	Baseband Codec Transmit Data—This output signal transmits serial data from the baseband codec serial transmitter shift register. STDB has a 100 k Ω on-chip pull-up resistor.
SRDB	Input	Input	Baseband Codec Receive Data—This input signal receives serial data and transfers the data to the baseband codec receive shift register. SRDB has a 100 k Ω on-chip pull-down resistor.
SCKB	Input or Output	Input	Baseband Codec Serial Clock —This bidirectional signal provides the serial bit rate clock. It is used by both transmitter and receiver in synchronous mode or by the transmitter only in asynchronous mode. SCKB has a 100 k Ω on-chip pull-down resistor.
SC0B	Input or Output	Input	Baseband Codec Serial Clock 0—This signal's function is determined by the SCLK mode. • Synchronous mode—serial I/O flag 0 • Asynchronous mode—receive clock I/O SC0B has a 100 kΩ on-chip pull-down resistor.
SC1B	Input or Output	Input	Baseband Codec Serial Clock 1—This signal's function is determined by the SCLK mode. • Synchronous mode—serial I/O flag 0 • Asynchronous mode—receiver frame sync I/O SC1B has a 100 kΩ on-chip pull-down resistor.
SC2B	Input or Output	Input	$\label{eq:baseband Codec Serial Clock 2} \textbf{Baseband Codec Serial Clock 2} This signal's function is determined by the SCLK mode. \\ \bullet Synchronous mode—transmitter and receiver frame sync I/O \\ \bullet Asynchronous mode—transmitter frame sync I/O \\ \text{SC2B has a 100 k}\Omega \text{ on-chip pull-down resistor.}$



2.17 MCU Emulation Port

The signals described in Table 2-18 are GPIO when not programmed otherwise and default as GPI after reset.

Table 2-18. Emulation Port Signals

Signal Name	Туре	Reset State	Signal Description
SIZ0-SIZ1	Output	Input	Data Size—These output signals encode the data size for the current MCU access. These pins have 100 k Ω on-chip pull-up resistors.
PSTAT0- PSTAT3	Output	Input	Pipeline State—These output signals encode the internal MCU execution status. These pins have 100 k Ω on-chip pull-up resistors.

2.18 Debug Port Control

The signals described in Table 2-19 are GPIO when not programmed otherwise and default as GPI after reset.

Table 2-19. Debug Control Signals

Signal Name	Туре	Reset State	Signal Description
MCU_DE	Input or Output	Input	Microcontroller Debug Event —As an input, this signal provides a means to enter the debug mode of operation from an external command converter. It has a 47 k Ω on-chip pull-up resistor.
			As an output signal, it acknowledges that the MCU has entered the debug mode. When the MCU enters the debug mode due to a debug request or as the result of meeting a breakpoint condition, it asserts MCU_DE as an output signal for several clock cycles.
DSP_DE	Input or Output	Input	Digital Signal Processor Debug Event—This signal functions as $\overline{\text{DSP}_\text{DE}}$. In normal operation, $\overline{\text{DSP}_\text{DE}}$ is an input that provides a means to enter the debug mode of operation from an external command converter. When the DSP enters the debug mode due to a debug request or as the result of meeting a breakpoint condition, it asserts $\overline{\text{DSP}_\text{DE}}$ as an output signal for three clock cycles to acknowledge that it has entered debug mode. $\overline{\text{DSP}_\text{DE}}$ has a 47 kΩ on-chip pull-up resistor.



2.19 JTAG Test Access Port

When the bottom connector pins are selected by holding the MUX_CTL pin at a logic high, all JTAG pins become inactive, i.e., disconnected from the JTAG TAP controller.

Table 2-20. JTAG Port Signals

Signal Name	Туре	Reset State	Signal Description
TMS	Input	Input	Test Mode Select —TMS is an input signal used to sequence the test controller's state machine. TMS is sampled on the rising edge of TCK. TMS has a 47 k Ω on-chip pull-up resistor.
TDI	Input	Input	Test Data Input—TDI is an input signal used for test instructions and data. TDI is sampled on the rising edge of TCK. TDI has a 47 k Ω on-chip pull-up resistor.
TDO	Output	Tri-stated	Test Data Output —TDO is an output signal used for test instructions and data. TDO can be tri-stated and is actively driven in the shift-IR and shift-DR controller states. TDO changes on the falling edge of TCK.
TCK	Input	Input	
TRST	Input	Input	
TEST	Input	Input	Factory Test Mode—Selects factory test mode. Reserved.



JTAG Test Access Port



Chapter 3 Memory Maps

This section describes the internal memory map of the DSP56654. The memory maps for MCU and DSP are described separately.

3.1 MCU Memory Map

The MCU side of the DSP56654 has a single, contiguous memory space with four separate partitions:

- Internal ROM
- Internal RAM
- Memory-mapped peripherals
- External memory space

These spaces are shown in Figure 3-1 on page 3-2.

3.1.1 ROM

The MCU memory map allocates 1 Mbyte for internal ROM. The actual ROM size is 16 kbytes, starting at address \$0000_0000, and is modulo-mapped into the remainder of the 1 Mbyte space. Read access to internal ROM space returns the transfer acknowledge (\overline{TA}) signal except in user mode while supervisor protection is active, in which case a transfer error acknowledge signal (\overline{TEA}) is returned, resulting in termination and an access error exception. Any attempt to write to the MCU ROM space also returns \overline{TEA} . Software should not rely on modulo-mapping because future DSP5665x chip implementations may behave differently.




Figure 3-1. MCU Memory Map



3.1.2 RAM

The MCU memory map allocates 1 Mbyte for internal RAM. The actual size of the RAM is 2 kbytes, starting at address $$0010_0000$, and is modulo-mapped into the remainder of the 1 Mbyte space. Read and write access to internal RAM space returns $\overline{\text{TA}}$ except in user mode while supervisor protection is active, in which case $\overline{\text{TEA}}$ is returned, resulting in termination and an access error exception. Software should not rely on modulo-mapping because future DSP5665x chip implementations may behave differently.

3.1.3 Memory-Mapped Peripherals

Interface requirements for MCU peripherals are defined to simplify the hardware interface implementation while providing a reasonable and extendable software model. The following requirements are currently defined (others may be added in the future):

- A given peripheral device appears only in the 4-kbyte region(s) allocated to it.
- For on-chip devices, registers are defined to be 16 or 32 bits wide. For registers that do not implement all 32 bits, the unimplemented bits return zero when read, and writes to unimplemented bits have no effect. In general, unimplemented bits should be written to zero to ensure future compatibility.
- All peripherals define the exact results for 32-bit, 16-bit, and 8-bit accesses, according to individual peripheral definitions. Misaligned accesses are not supported, nor is bus sizing performed for accesses to registers smaller than the access size.

The MCU memory map allocates 2 Mbyte for internal MCU peripherals starting at address \$0020_0000. Fourteen DSP56654 peripherals and the MDI shared memory are allocated 4 kbytes each, and four peripherals are allocated 1 kbyte each for a total of 60 kbytes. The remainder of the 2 Mbyte space is reserved for future peripheral expansion.

Each peripheral space may contain several registers. Details of these registers are located in the respective peripheral description sections. Software should explicitly address these registers, making no assumptions regarding modulo-mapping. A complete list of these registers and their addresses is given in Table D-8 on page D-14.

Read accesses to unmapped areas within the first 60 kbytes of peripheral address space returns the \overline{TA} signal if supervisor permission allows. Uninitialized write accesses within the first 60 kbytes also return the \overline{TA} signal and may alter the peripheral register contents. Any attempted access within the reserved portion of the peripheral memory space (\$0021_0000 to \$003F_FFFF) results in \overline{TEA} termination and an access error exception from an EIM watchdog time-out after 128 MCU clock cycles.

3.1.4 External Memory Space

The MCU memory map allocates 96 Mbytes for external chip access, starting at address \$4000_0000. Six external chip selects are allocated 16 Mbytes each. Only the first four Mbytes in each 16-Mbyte space are addressable by the 22 address lines A0–A21. An access to an address more than 4 Mbytes above the chip select base address is bytes. See Table 6-2 on page 6-4 for more information regarding this portion of the memory map.

3.1.5 Reserved Memory

Two portions of the MCU memory map are reserved: \$0040_0000 to \$3FFF_FFFF, and \$4600_0000 to \$FFFF_FFFF. Any attempted access within these reserved portions of the memory space results in TEA termination and an access error exception from an EIM watchdog time-out after MCU 128 clock cycles.

3.2 DSP Memory Map and Descriptions

The DSP56654 DSP core contains three distinct memory spaces:

- 16-bit X data memory space
- 16-bit Y data memory space
- 24-bit program (P) memory space

All memory on the DSP side is contained on-chip—there is no provision for connection to external memory.

The three memory spaces are shown in Figure 3-2.




Figure 3-2. DSP Memory Map

3.2.1 X Data Memory

X data RAM is a 16-bit-wide, internal, static memory occupying the lowest 16K locations in X memory space. 2K of this space (X:\$3800-\$3FFF) dedicated to the MDI.

There is no X-data ROM in the DSP56654.

The top 128 locations of the X data memory (\$FF80–\$FFF) contain the DSP-side peripheral registers and addressable core registers. This area, referred to as X-I/O space, can be accessed by MOVE, MOVEP, and the bit-oriented instructions (BCHG, BCLR, BSET, BTST, BRCLR, BRSET, BSCLR, BSSET, JCLR, JSET, JSCLR and JSSET). The specific addresses for DSP registers are listed in Table D-9 on page D-20.



Freescale Semiconductor, Inc.

DSP Memory Map and Descriptions

3.2.2 Y Data Memory

Y data RAM is a 16-bit-wide, internal, static memory occupying the lowest 15K locations in Y memory space. 2K of this space (Y:\$3400–\$3BFF) is dual-port RAM dedicated to the DMA, and 2K (Y:\$2C00–\$33FF) is dual-port RAM dedicated to the VIAC.

There is no Y-data ROM in the DSP56654.

3.2.3 Program Memory

Program RAM consists of 40K of 24-bit-wide, high-speed, static memory. The lowest 512 locations of PRAM reside at P:\$0000–\$01FF. The remaining 39.5K of PRAM is located at P:\$1000–\$ADFF.

Program ROM is a 24-bit-wide, internal, static memory occupying 2K locations at P:\$0800–\$0FFF. The first 1K of this space (P:\$0800–\$0BFF) contains factory code that enables the user to download code to program RAM via the MDI. This code is described and listed in Appendix A.

3.2.4 Reserved Memory

All memory locations not specified in the above description are reserved and should not be accessed. These areas include the following:

- X:\$4000_\$FF7F
- Y:\$3C00-\$FFFF
- P:\$0200-\$07FF and P:\$AE00-\$FFFF.



Chapter 4 Core Operation and Configuration

This section describes features of the DSP56654 not covered by the sections describing individual peripherals. These features include the following:

- Clock configurations for both the MCU and DSP
- Low power operation
- Reset
- DSP features—operating mode, patch addresses, and device identification.
- I/O/ multiplexing

4.1 Clock Generation

Two internal processor clocks, MCU_CLK and DSP_CLK, drive the MCU and DSP cores respectively. Each of these clocks can be derived from either the CKIH or CKIL clock input pins. Both pins should be driven, even if one input is used for both internal clocks.

- CKIH is typically driven with a 300 mVpp sine wave in the frequency range of 10–20 MHz. It can be driven at a higher frequency (up to 58.8 MHz) if the input amplitude is at CMOS level and the CKIHF bit in the Clock Control Register (CKCTL) is set. The DSP56654 converts CKIH to a buffered CMOS square wave which can be brought out externally on the CKOH pin by clearing the CKOHD bit in the CKCTL. The buffer can be disabled by setting the CKIHD bit in the CKCTL, but only if MCU_CLK is driven by CKIL.
- CKIL is usually a 32.768 kHz square wave input.

The frequency of each core clock can be adjusted by manipulating control register bits.

At reset, the MCU_CLK is output on the CKO pin. Software can change the output to DSP_CLK by setting the CKOS bit in the CKCTL. The CKO pin can be disabled by setting the CKOD bit in the CKCTL.

NP

The DSP56654 clock scheme is shown in Figure 4-1. The pins in the figure are described on page 2-5.




Figure 4-1. DSP56654 Clock Scheme

4.1.1 MCU_CLK

MCU_CLK is driven by either CKIL or (buffered) CKIH, according to the MCS bit in the CKCTL. The input is divided by a power of 2 (i.e., 1, 2, 4, 8 or 16) selected by the MCD bits in the CKCTL. The divider has two outputs, one for the core clock and one for peripherals, to support various low-power modes. MCU peripherals use a combination of CKIL, CKIH, and MCU_CLK, as shown in Table 4-1.



Table 4-1.	MCU and MCU	Peripherals	Clock Source
------------	-------------	--------------------	--------------

Peripheral	Peripheral Clock Source	
MCU	MCU_CLK	
Protocol Timer	MCU_CLK	
QSPIs	MCU_CLK	
UARTs	CKIH (MCU_CLK for interface to MCU) Serial clock should be slower than MCU_CLK by 1:4 rate.	
Interrupt Controller	MCU_CLK	
MCU Timers	MCU_CLK	
Watchdog Timer	CKIL (MCU_CLK for interface to MCU)	
O/S Interrupt (PIT)	CKIL (MCU_CLK for interface to MCU)	
GPIO/Keypad	MCU_CLK (CKIL for interrupt debouncer)	
SCP	CKIH (MCU_CLK for interface to MCU) Serial clock should be slower than or equal to MCU_CLK.	

4.1.2 **DSP_CLK**

The DSP clock input, DSP_REF, is selected from either CKIL or (buffered) CKIH by the DCS bit in the CKCTL. DSP_REF drives the DSP clock generator either directly or through a PLL, according to the PEN bit in PLL Control Register 1 (PCTL1). The clock generator divides its input by two and puts out the core DSP_CLK signal and a two-phase clock to drive peripherals. DSP peripherals can also use CKIH as an input. Figure 4-2 is a block diagram of the DSP clock system.




Figure 4-2. DSP PLL and Clock Generator



When the PLL is enabled, its input is divided by a predivide factor (PD bits in PCTL1 and PCTL0) and another divide factor (DF bits in PCTL1) which is intended to decrease the DSP_CLK frequency in low power modes. The DF bits can be adjusted without losing PLL lock. The PLL also multiplies the input by a factor determined by the MF bits in PCTL0. The PLL output frequency is

$$\frac{\text{PLLOUT} = DSP_\text{REF} \times MF \times 2}{PD \times DF}$$

and the clock generator output frequency is

$$DSP_CLK = \underbrace{DSP_REF \times MF}_{PD \times DF}$$

The PLL can be bypassed by clearing the PEN bit in PCTL1. It can also be disabled in low power modes by clearing the PSTP bit in PCTL1. In either case, the clock generator output is

$$DSP_CLK = \underbrace{DSP_REF}_{2}$$



4.1.3 Clock and PLL Registers

CKCTL Clock Control Register \$0020_C000 BIT 15 14 BIT 0 13 12 11 5 3 CKIHF DCS CKOHD CKOD CKOS MCD[2:0] MCS CKIHD RESET 0 0

Table 4-2. CKCTL Description

Table 4-2. CKCTL Description					
Name	Description	Settings			
CKIHF Bit 11	CKIH Input Buffer High Frequency Enable—Setting this bit adjusts the CKIH input buffer to accept a higher-frequency CKIH clock.	1 = 0	can be as low as 30	IHz (default). Amplit 00 mVpp. Hz; amplitude must	
DCS Bit 8	DSP Clock Select —Selects the input to the DSP clock generator.		0 = CKIH (default). 1 = CKIL.		
CKOHD Bit 7	CKOH Disable —Controls the output at the CKOH pin.		CKOH driven by bu CKOH held low.	ffered CKIH (defaul	t).
CKOD Bit 6	CKO Disable —Controls the output of the CKO pin.	0 = CKO outputs either MCU_CLK or DSP_CLK according to CKOS bit (default). 1 = CKO held high.			
CKOS Bit 5	CKO Source Select—Selects the clock to be reflected on the CKO pin.	0 = MCU_CLK (default). 1 = DSP_CLK.			
MCD[2:0]	MCU Clock Divide factor—Selects the divisor				
Bits 4–2	for the MCU clock.		MCD[2:0]	Divisor	
			\$0	1	
			\$1	2	
			\$2	4	
			\$3	8	
			\$4	16	
			\$5\$7	Reserved	
MCS Bit 1	MCU Clock Select—Determines MCU clock input	0 = CKIL (default). 1 = CKIH.			
CKIHD Bit 0	CKIH Disable—Controls the CKIH input buffer	0 = Buffer enabled (default). 1 = Buffer disabled if MCS is cleared.			



Freescale Semiconductor, Inc.

Clock Generation




Table 4-3. PCTL0 Descriptions

Name	Description		Set	tings
PD[3:0] Bits 15–12	Predivider Factor Bits—Concatenated with PD[6:4] (PCTL1 bits 11–9) to define the PLL input PDF.	See Ta	able 4-4 on page	4-7.
MF[11:0] Bits 11–0	Multiplication Factor Bits—Define the MF applied to the PLL input frequency.		MF[11:0]	MF
			\$000	1 (default)
			\$001	2
			\$002	3
			\$FFE	4095
			\$FFF	4096







Table 4-4. PCTL1 Description					
Name	Description		Set	ttings	
PD[6:4] Bits 11–9	Predivider Factor—Concatenated with PD[3:0] from PCTL0 to define the PLL input frequency divisor. The divisor is equal to one plus the value		PD[6:0]	PLL Divisor	
	of PD[6:0].		\$00	1 (default)	
			\$01	2	
			\$7F	128	
COD Bit 7	Clock Output Disable—This bit disconnects DSP_the DSP56654 this bit has no effect.	CLK fro	om the CKO pin in	some implementations	. In
PEN Bit 6	PLL Enable—Enables PLL operation. Disabling the PLL shuts down the VCO and lowers power consumption. The PEN bit can be set or cleared by software any time during the chip operation.	0 = PLL is disabled (default). DSP_CLK is derived directly from DSP_REF. 1 = PLL is enabled. DSP_CLK is derived from the PLL VCO output.			
PSTP Bit 5	STOP Processing State—Controls the behavior of the PLL during the STOP processing state. Shutting down the PLL in STOP mode decreases power consumption but increases recovery time.	0 = Disable PLL in STOP mode (default). 1 = Enable PLL in STOP mode.			
XTLD, XTLR Bits 4–3	These bits affect the on-chip crystal oscillator in ce DSP56654.	rtain im	plementations. Th	ey are not used in the	
DF[2:0] Bits 2–0	Division Factor —Internal clock divisor that determines the frequency of the low-power clock.		DF[2:0]	DF	
	Changing the value of the DF bits does not cause a loss of lock condition. These bits should be		000	2 ⁰ (default)	
			001	21	
			111	2 ⁷	



4.2 Low Power Modes

The DSP56654 features several modes of operation to conserve power under various conditions. Each core can run independently in either the normal, WAIT, or STOP mode. The MCU can also run in the DOZE mode, which operates at an activity level between WAIT and STOP. Each low-power mode is initiated by a software instruction, and terminated by an interrupt. The wake-up interrupt can come from any running peripheral. In STOP mode, certain stopped peripherals can also generate a wake-up interrupt. Peripheral operation in low power modes for the MCU and DSP is summarized in Table 4-5 and Table 4-6, respectively.

Table 4-5. MCU Peripherals in Low Power Mode

Peripheral	Normal	WAIT	DOZE	STOP
MCU	Running	Stopped	Stopped	Stopped
Protocol Timer	Running	Running	Programmable	Stopped
Each QSPI	Running	Running	Programmable	Stopped
Each UART	Running	Running	Programmable	Stopped; can trigger wake-up
Interrupt Controller	Running	Running	Running	Stopped; can trigger wake-up
MCU Timers	Running	Running	Programmable	Stopped
Watchdog Timer	Running	Running	Programmable	Stopped
PIT (O/S interrupt)	Running	Running	Running	Running
GPIO/Keypad	Running	Running	Running	Stopped; can trigger wake-up
MDI (MCU side)	Running	Running	Programmable	Stopped; can trigger wake-up
SCP	Running	Running	Programmable	Stopped
JTAG/OnCE	Running	Running	Programmable	Stopped; can trigger wake-up
External interrupt	Running	Running	Running	Stopped; can trigger wake-up



Peripheral	Normal	WAIT	STOP
MDI (DSP side)	Running	Running	Stopped; can trigger wake-up
BBP, SAP, DPD, VIAC	Running	Running	Stopped

For further power conservation, any running peripheral in a given mode, as well as the features summarized in Table 4-7, can be explicitly disabled by software.

Table 4-7. Programmable Power-Saving Features

Description	Register	Reference
Disable CKOH Disable CKO Disable CKIH buffer	CKCTL bit bit bit	6
Disable DSP_CLK Disable PLL Disable PLL in STOP mode	PCTL1 bit bit bit	6

4.3 Reset

Four events can cause a DSP56654 reset:

- 1. Power-on reset
- 2. RESET_IN pin is asserted
- 3. Bottom connector RTS pin (acting as RESET_IN) is asserted
- 4. Watchdog timer times out

Reset from power-on or the watchdog timer time-out is immediately qualified. An input circuit qualifies the RESET_IN signal from either pin, based on the duration of the signal in CKIL clock cycles:

- 2 cycles—not qualified
- 3 cycles—may or may not be qualified
- 4 cycles—qualified

A qualified reset signal asserts the $\overline{RESET_OUT}$ signal, and the following reset conditions are established:

- All peripherals and both cores are initialized to their default values.
- Both MCU_CLK and DSP_ CLK are derived from CKIL.



- The CKO pin is enabled, driving MCU_CLK.
- The CKIH CMOS converter is enabled, and drives the CKOH pin.

An eight-cycle "stretch' circuit guarantees that $\overline{RESET_OUT}$ is asserted for at least eight CKIL clock cycles. This circuit also stretches the negation of $\overline{RESET_OUT}$. (The precise time between the negation of $\overline{RESET_IN}$ and $\overline{RESET_OUT}$ is between seven and eight CKIL cycles.) Four cycles before $\overline{RESET_OUT}$ is negated, the MOD pin is latched. This externally-driven pin determines whether the first instruction is fetched from internal MCU ROM or external flash memory connected to \overline{CSO} , as described in Section 4.3.1 on page 4-11.

Reset timing is illustrated in Figure 4-3. The CKIL pin is described on page 2-5, and the other pins in the figure are described on page 2-7.




Figure 4-3. DSP56654 Reset Circuit



The DSP56654 provides a read-only Reset Source Register (RSR) to determine the cause of the last hardware reset.




Table 4-8. RSR Description

Name	Description	Settings
WDR Bit 1	Watchdog Reset—Watchdog timer time-out	0 = Last reset not caused by watchdog timer. 1 = Last reset caused by watchdog timer.
EXR Bit 0	External Reset—RESET_IN pin assertion	0 = Last reset not caused by RESET_IN. 1 = Last reset caused by RESET_IN.

If both external and watchdog reset conditions occur simultaneously, the external reset has precedence, and only the EXR bit is set. If a power-on reset occurs with no external reset or watchdog reset, both bits remain cleared.

4.3.1 MCU Reset

All MCU peripherals and the MCU core are configured with their default values when RESET_OUT is asserted.

Note: The STO bit in the General-Purpose Configuration Register (GPCR), which is reflected on the STO pin, is not affected by reset. It is uninitialized by a

power-on reset and retains its current value after RESET_OUT is asserted.

The MOD input pin specifies the location of the reset boot ROM device. The pin must be driven at least four CKIL cycles before $\overline{RESET_OUT}$ is deasserted. If MOD is driven low, the internal MCU ROM is disabled and \overline{CSO} is asserted for the first MCU cycle. The MCU fetches the reset vector from address \$0 of the \overline{CSO} memory space, which is located at the absolute address \$4000_0000 in the MCU address space. The internal MCU ROM is disabled for the first MCU cycle only and is available for subsequent accesses. Out of reset, \overline{CSO} is configured for 15 wait states and a 16-bit port size. Refer to Table 6-6 on page 6-9 for a more detailed description of \overline{CSO} . If MOD is driven high, the internal ROM is enabled and the MCU fetches the reset vector from internal ROM at address \$0000_0000.



Any qualified MCU reset also resets the DSP core and its peripherals to their default values. In addition, the MCU can issue a hardware or software reset to the DSP through the MCU-DSP Interface (MDI). A hardware reset is generated by setting the DHR bit in the MCR. A software reset can be generated by setting the MC bit in the MCVR to issue a DSP interrupt. In this case, the interrupt service routine might include the following tasks:

- Issue a RESET instruction.
- Reset other core registers that are not affected by the RESET instruction such as the SR and the stack pointer.
- Jump to the initial address of the DSP reset routine, P:\$0800.

Once the DSP exits the reset state, it executes the bootloader program described in Appendix A, "DSP56654 DSP Bootloader".

Out of reset, CKIL drives the DSP clock until \overline{RESET} _OUT is negated, when the clock source is switched to DSP_REF. To ensure a stable clock, the DSP is held in the reset state for 16 DSP_REF clocks after \overline{RESET} _OUT is negated. The PLL is disabled and the default source for DSP_REF is CKIH, so the DSP_CLK frequency is equal to CKIH \div 2.

It is recommended that clock sources be present on both the CKIH and CKIL pins. However, should CKIH be inactive at reset, the DSP remains in reset until the MCU sets the DCS bit in the CKCTL register, selecting CKIL as the DSP clock source. In this case, the following MCU sequence is recommended:

- 1. Set the DHR bit.
- 2. Set the DCS bit
- 3. After a minimum of 18 CKIL cycles, clear the DHR bit.

4.4 DSP Configuration

The DSP contains an Operating Mode Register (OMR) to configure many of its features. Four Patch Address Registers (PARs) allow the user to insert code corrections to ROM. A Device Identification Register (IDR) is also provided.

4.4.1 Operating Mode Register

The OMR is a 16-bit read/write DSP core register that controls the operating mode of the DSP56654 and provides status flags on its operation. The OMR is affected only by



processor reset, by instructions that directly reference it (for example, ANDI and ORI), and by instructions that specify the OMR as a destination, such as the MOVEC instruction.

Operating Mode Register OMR BIT 11 10 14 13 12 5 4 3 BIT 0 ATE XYSEL **PVEN** SEN WR EOV EUN XYS SD PCD EBD MB MA 0 RESET 0 0 0 0 0 0 0 0 1

Table 4-9. OMR Description

Na	Page interest Country Description			
Name	Description	Settings		
ATE Bit 15	Address Trace Enable—Used in debugging for internal activity that can be traced via a logic analyzer.	0 = Disabled (default)—normal operation. 1 = Enabled. External bus reflects DSP internal program address bus.		
XYSEL Bit 14	X/Y Select—This bit determines if the X or Y memory buses are reflected on the X/Y Data Visibility Port	0 = Y memory buses (default). 1 = X memory buses.		
PVEN Bit 13	Program Address Visibility Enable—Setting both this bit and GPC10 bit in the GPCR enable the DSP Program Address Visibility Mode.	0 = Disabled (default). 1 = Enabled if GPC10 is also set.		
SEN Bit 12	Stack Extension Enable	0 = Disabled (default). 1 = Enabled.		
WR Bit 11	Extended Stack Wrap Flag—The DSP sets this bit when it recognizes that the stack extension memory requires a copy of the on-chip hardware stack. This flag is useful in debugging to determine if the speed of software-implemented algorithms must be increased. Once this bit is set it can only be cleared by reset or a MOVE operation to the OMR.	0 = No copy required (default). 1 = Copy of on-chip hardware stack to stack extension memory is required.		
EOV Bit 10	Extended Stack Overflow Flag—This flag is set when a stack overflow occurs in the Stack Extended mode. The Extended Stack Overflow is generated when SP equals SZ and an additional push operation is requested while the Extended mode is enabled by the SEN bit. The EOV bit is a "sticky bit" (i.e., can be cleared only by hardware reset or an explicit MOVE operation to the OMR). The transition of EOV from 0 to 1 causes an IPL 3 Stack Error interrupt.	0 = No overflow has occurred (default). 1 = Stack overflow in stack extended mode.		
EUN Bit 9	Extended Stack Underflow Flag—Set when a stack underflow occurs in the Stack Extended mode. The Extended Stack Underflow is generated when the SP equals 0 and an additional pull operation is requested while the Extended mode is enabled by the SEN bit. The EUN bit is a "sticky bit" (i.e., can be cleared only by hardware reset or an explicit MOVE operation to the OMR). The transition of EUN from 0 to 1 causes an Interrupt Priority Level (IPL) Level 3 Stack Error interrupt.	0 = No underflow has occurred (default). 1 = Stack underflow in stack extended mode.		

Table 4-9. OMR Description

	Table 4 3: Olink Description			
Name	Description	Settings		
XYS Bit 8	X/Y Select for Stack Extension—Determines memory space for stack extension	0 = X memory space (default). 1 = Y memory space.		
SD Bit 6	Stop Delay—Controls the amount of delay after wake-up from STOP mode. A long delay may be necessary to allow the internal clock to stabilize. Note: The SD bit is overridden if the PSTP bit in	0 = Long delay—128K DSP_CLK cycles (default). 1 = Short delay—16 DSP_CLK cycles.		
	PCTL1 is set, forcing wake-up with no delay.			
PCD Bit 5	PC Relative Logic Disable—Used to reduce power consumption when PC-relative instructions (branches and DO loops) are not used. A PC-relative instruction issued while the PC bit is set causes undetermined results. If this bit is set and then cleared, software should wait for the instruction pipeline to clear (at least seven instruction cycles) before issuing the next instruction.	 0 = PC-relative instructions can be used (default). 1 = PC-relative instructions disabled. 		
EBD Bit 4	External Bus Disable—Setting this bit disables the core external bus drivers, and is recommended for normal operation to reduce power consumption. EBD must be cleared to use Address Tracing.	0 = External bus circuitry enabled (default). 1 = External bus circuitry disabled.		
MB Bit 1	Operating Mode B—Used to determine the operating mode in certain devices. On the DSP56654, this bit reflects the state of the DSP_IRQ pin at the negation of RESET_IN.			
MA Bit 0	Operating Mode A—Used to determine the operating mode in certain devices. On the DSP56654, this bit is set after reset.			

4.4.2 Patch Address Registers

Program patch logic block provides a way to amend program code in the on-chip DSP ROM without generating a new mask. Implementing the code correction is done by replacing a piece of ROM-based code with a patch program stored in RAM.

There are four patch address registers (PAR0–PAR3) at DSP I/O addresses X:\$FFF8–FFF5. Each PAR has an associated address comparator. When an address of a fetched instruction is identical to the address stored in a PAR, that instruction is replaced by a JMP instruction to the PAR's jump target address, where the patch code resides. The patch registers, register addresses and jump targets are listed in Table 4-10.

For more information, refer to the *DSP56600 Family Manual* (DSP56600FM/AD).



Table 4-10.	Patch JUMP	Targets
-------------	------------	----------------

Patch Register	Register Address	JUMP Target
PAR0	X:\$FFF8	\$0018
PAR1	X:\$FFF7	\$0078
PAR2	X:\$FFF6	\$0098
PAR3	X:\$FFF5	\$00F8

4.4.3 Device Identification Register

The IDR is a 16-bit read-only factory-programmed register used to identify the different DSP56600 core-based family members. This information may be used in testing or by software.

IDR		Device Identification Register									X:\$	FFF9				
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	R	evision	numbe	r					Deriv	ative nu	ımber =	\$654				
RESET	0	0	0	0	0	1	1	0	0	1	0	1	0	1	0	0

4.5 I/O Multiplexing

To accommodate all of the functions of the DSP56654 in a 256-pin package, several of the pins multiplex two or more functions, including DSP Program Address Visibility (PAV), DSP X/Y Data Visibility (XYDV), the JTAG Debug port, MCU timer functions, and SAP signals. Most of the multiplexing is accomplished through the use of the GPCR, as illustrated in Figure 4-4.




Figure 4-4. MUX Connectivity Scheme



4.5.1 DSP Program Address Visibility

DSP program memory can be accessed for debugging by enabling the DSP PAV mode. In this mode, the sixteen DSP program address lines and an address strobe signal are brought out on the pins listed in Table 4-11.

The PAV mode can be implemented in either of two ways:

- 1. Setting both the GPC10 bit in the GPCR and the PVEN bit in the OMR.
- 2. Writing \$4 to the OnCE Test and Logic Control Register (OTLCR). The OTCLR is accessed by writing 10011 to the RS[4:0] field in the OnCE Command Register (OCR). For more information on OnCE operation, refer to the *DSP56600 Family Manual*.

Table 4-11. Pin Functions in PAV Mode

Pin No.	Peripheral Port	Primary Signal	Function In "DSP Trace Address Mode"			
R1	_	MOD	DSP_AT (DSP Address Tracing Strobe)			
N13		COLUMN0	DSP_ADDR0			
R14		COLUMN1	DSP_ADDR1			
R15	Borrowed from	COLUMN2	DSP_ADDR2			
T14	Keypad Port	COLUMN3	DSP_ADDR3			
R16		COLUMN4	DSP_ADDR4			
P16		COLUMN5	DSP_ADDR5			
L15		ROW0	DSP_ADDR6			
K13		ROW1	DSP_ADDR7			
K14		ROW2	DSP_ADDR8			
K15		ROW3	DSP_ADDR9			
J14		ROW4	DSP_ADDR10			
N11	Borrowed from SmartCard Port	SIMCLK	DSP_ADDR11			
P12	SmartCard Port	SENSE	DSP_ADDR12			
N12		SIMDATA	DSP_ADDR13			
T12		SIMRESET	DSP_ADDR14			
T11		PWR_EN	DSP_ADDR15			



I/O Multiplexing

4.5.2 DSP X/Y Data Visibility

DSP data memory can also be monitored by setting GPCR bit 8 to enable the DSP XYDV mode. In this mode, 35 X/Y memory bus signals are brought out to external XYDV pins. When GPC8 is cleared, the XYDV pins function as follows:

- All XYDV pins except XYD[15:6] are disconnected.
- The XYD[13:6] pins function as emulation port pins.
- XYD[15:14] can function either as emulation port pins or alternate transmit and receive pins for UARTA, depending on GPCR bit 9.

These functions are summarized in Table 4-12 and illustrated in Figure 4-5. Pin descriptions can be found on page 2-9.

Table 4-12. DSP XYDV Pins

Pin	Function When GPC8 = 0					
(GPC8 = 1)	GPC9 = 0	GPC9 = 1				
XYD15	EMD15	TxA ¹				
XYD14	EMD14	RxA ¹				
XYD[13:6]	EMD	[13:6]				
XYD[5:0]	Discon	nected				
XYA[15:0]						
XYRW						
XYST						
XYSEL						

The TxA and RxA signals are disconnected from their dedicated pins when GPC9 is set.






Figure 4-5. XYDV Pins and Alternate Functions

4.5.3 JTAG Debug Port

The eight pins listed in Table 4-13 multiplex various peripherals with the JTAG Debug Port. The functions of these pins are determined by the following controls:

- Asserting the MUX_CTL pin configures all of the pins in Table 4-13 as debugging signals, effectively creating an alternate set of pins for RESET_IN, MCU_DE, DSP_DE, and the five JTAG signals. These eight pins can be brought out externally to facilitate debugging. Asserting MUX_CTL overrides all other controls for these pins.
- 2. Each of five bits in the GPCR selects the peripheral to which the associated pin is connected (if MUX_CTL is not asserted).
- 3. Once a pin is assigned to a peripheral (MUX_CTL = 0 or the associated GPCR bit is written), that peripheral's Port Configuration Register determines if the pin is configured for the peripheral function or GPIO.

Table 4-13. Debug Port Pin Multiplexing

		1 45.0	J. Debug i	•••••••••••••••••••••••••••••••••••••	nampiexiiig				
			MUX_CTL =0						
Pin No.	GPCR Bit #	MUX_CTL =1	MUX_CTL =1 GPCR Bit =			GPCR Bit = (0		
			Module	Pin	Module	Pin	UART		
M13	0	TRST	SAP	STDA	Interrupt Controller	INT6	DSRA ¹		
L14	1	TMS	SAP	SRDA	Interrupt Controller	INT7	DTRA or SCLK ²		
J16	5	DSP_DE	SAP	SC2A	KP	ROW6	DCDA ³		
J13	6	TCK	SAP	SCKA	KP	ROW7	RIA ⁴		
G13	7	RESET_IN	MCU Timer	IC2A	UARTA	RTSA	_		
F13	_	MCU_DE			UARTA—CTSA	<u> </u>			
G15	_	TDO	UARTA—Tx	A // Emulation	on Port—EMD14	// X/Y Data I	Port—XYD14		
G14	_	TDI	UARTA—RxA		n Port—EMD15 / MCU Timer—IC1		ort—XYD15 //		

- 1. The DSRA function for M13 is enabled by setting GPCR bit 0 AND using the pin as GPIO in the Edge Port.
- 2. The DTRA function for L14 is enabled by setting GPCR bit 1 AND using the pin as an Edge Port interrupt. The SCLK function for L14 is enabled by setting GPCR bit 1 AND setting the CLKSRC bit in UCR2A.
- 3. The DCDA function for J16 is enabled by clearing GPCR bit 5 AND using the pin as GPIO in the Keypad Port.
- 4. The RIA function for J13 is enabled by clearing GPCR bit 6 AND using the pin as GPIO in the Keypad Port.
- 5. When MUX_CTL = 0, the G14 pin is connected to both the UARTA RxD input and the Timer IC1 input.



4.5.4 Timer Multiplexing

In addition to IC1, which is multiplexed with a Debug port pin in Table 4-13 above, three other MCU timer functions are multiplexed on other pins. These signals are listed in Table 4-14.

Table 4-14. Timer Pin Multiplexing

Pin	GPCR Bit #	GPCR	Bit = 1	GPCR = 0		
No.	Of OK BIL#	Port	Pin	Port	Pin	
P15	2	MCU Timer	OC1	KP	COL6	
P14	3	MCU Timer	PWM	KP	COL7	
J15	4	MCU Timer	IC2B	KP	ROW5	

Note that the Input Capture 2 function can operate from either the ROW5 pin or the RTSA pin, as illustrated in Figure 4-6.




Figure 4-6. IC2 Signal Sources



I/O Multiplexing

4.5.5 General-Purpose Port Control Register

The GPCR enables most of the signal multiplexing in the DSP56654.




Table 4-15. GPCR Description

Table 4-15. GPCR Description							
Name	Description	Settings					
STO Bit 15	Soft Turn Off—The value written to this bit is reflected on the STO pin. This bit is not affected by reset or the state of the MUX_CTL pin.						
GPC12 Bit 12	Handset Audio Test—When GPC6 is set, this bit determines where the SAP signal SCKA is routed. When GPC12 is cleared, SCKA is routed to Bottom Connector pin ROW7 and is not connected to the SCKA pin. When GPC12 is set, SCKA is routed to the SCKA pin and the ROW7 pin outputs the SCKA pin value.	0 = SCKA pin disconnected; ROW7 pin connected to SCKA source(default). 1 = SCKA pin connected;. ROW7 pin outputs SCKA pin value.					
	Note: When GPC6 is cleared, this bit has no effect.						
GPC11 Bit 11	Handset Audio Test—When GPC5 is set, this bit determines where the SAP signal SC2A is routed. When GPC11 is cleared, SC2A is routed to Bottom Connector pin ROW6 and is not connected to the SC2A pin. When GPC11 is set, SC2A is routed to the SC2A pin and the ROW6 pin outputs the SC2A pin value. Note: When GPC5 is cleared, this bit has no effect.	 0 = SC2A pin disconnected; ROW6 pin connected to SC2A source(default). 1 = SC2A pin connected;. ROW6 pin outputs SC2A pin value. 					
GPC10 Bit 10	DSP Program Visibility —Setting this bit and the PVEN bit in the OMR invokes the DSP Program Visibility function for the pins listed in Table 4-11 on page 4-17.	0 = Normal operation (default). 1 = DSP Program Visibility mode invoked if PVEN is also set.					
GPC9 Bit 9	XYD[15:14] and TxA/RxA—This bit controls the routing of UARTA TxA and RxA signals and, if GPC8 is cleared, the function of the XYD[15:14] pins.	0 = TxA and RxA routed to UARTA pins; XYD[15:14] pins are GPIO if GPC8 cleared (default).					
	When GPC9 is cleared, TxA and RxA are routed to their dedicated pins, and the XYD[15:14] pins functions as EMD[15:14] if GPC8 is cleared.	1 = TxA and RxA routed to XYD[15:14] if GPC8 cleared.					
	When GPC9 is set, TxA and RxA are routed to the XYD[15:14] pins if GPC8 cleared.						
	If GPC8 is set, the XYD[15:14] pins assume their DSP X/Y Data Visibility functions regardless of GPC9.						



Table 4-15. GPCR Description (Continued)

Name	Description	Settings
GPC8 Bit 8	DSP X/Y Data Visibility—Setting this bit invokes the DSP X/Y Visibility function on all of its dedicated pins.	0 = Data Visibility disabled (default). 1 = Data Visibility enabled.
	When GPC8 is cleared, the X/Y Data Visibility pins are configured as follows: • XYD[15:14]—EMD[15:14] or TxA/RxA (see GPC9) • XYD[13:6]—GPIO (EMD[15:6]) • All other pins—disconnected.	
GPC7 Bit 7	General Port Control for G13—determines if pin G13 functions as the UARTA RTSA signal or the Timer IC2A signal.	0 = RTSA (default). 1 = IC2A.
	Setting the MUX_CTL pin configures pin G13 as an alternate RESET_IN signal, overriding GPC7.	
GPC6 Bit 6	General Port Control for J13—determines if pin J13 functions as the Keypad ROW7 signal or the SAP SCKA signal.	0 = ROW7 / RIA. 1 = SCKA (see GPC12).
	The UARTA RIA signal can be implemented on pin J13 by using ROW7 as a general-purpose output.	
	Setting the MUX_CTL pin configures pin J13 as an alternate JTAG TCK signal, overriding GPC6.	
GPC5 Bit 5	General Port Control for J16—determines if pin J16 functions as the Keypad ROW6 signal or the SAP SC2A signal.	0 = ROW6 / DCDA. 1 = SC2A.
	The UARTA DCDA signal can be implemented on pin J16 by clearing GPC5 and using ROW6 as a general-purpose output.	
	Setting the MUX_CTL pin configures pin J16 as an alternate DSP_DE signal, overriding GPC5.	
GPC4 Bit	General Port Control for J15—determines if pin J15 functions as the Keypad ROW5 signal or the Timer IC2 signal.	0 = ROW5 (default). 1 = IC2.
GPC3 Bit 3	General Port Control for P14—determines if pin P14 functions as the Keypad COL7 signal or the Timer PWM signal.	0 = COL7 (default). 1 = PWM.
GPC2 Bit 2	General Port Control for P15—determines if pin P15 functions as the Keypad COL6 signal or the Timer OC1 signal.	0 = COL6 (default). 1 = OC1.

Freescale Semiconductor, Inc.

I/O Multiplexing

Freescale Semiconductor, Inc.

Table 4-15. GPCR Description (Continued)

rable 4 for St St Societies (Continued)						
Name	Description	Settings				
GPC1 Bit 1	General Port Control for L14—determines if pin L14 functions as the EP INT7 signal or the SAP SRDA signal.	0 = INT7 / DTRA / SCLKA 1 = SRDA.				
	Either of two UARTA signals can be implemented on pin L14 if GPC1 is cleared. The DTRA signal requires programming the pin as an interrupt in the edge port. The SCLKA signal requires disabling the edge port interrupt and enabling SCLK in UCR2.					
	Setting the MUX_CTL pin configures pin L14 as an alternate JTAG TMS signal, overriding GPC1.					
GPC0 Bit 0	General Port Control for M13—determines if pin M13 functions as the EP INT6 signal or the SAP STDA signal.	0 = INT6/DSRA (default). 1 = STDA.				
	The UARTA DSRA signal can be implemented on pin M13 by clearing GPC0, clearing bit 11 in the NIER and FIER to disable the interrupt, and configuring the pin as GPIO.					
	Setting the MUX_CTL pin configures pin M13 as an alternate JTAG TRST signal, overriding GPC0.					



Chapter 5 MCU-DSP Interface

The MDI provides a mechanism for transferring data and control functions between the two cores on the DSP56654. The MDI consists of two independent sub-blocks: a shared memory space with read/write access for both processors and a status and message control unit. The primary features of the MDI include the following:

- 2048×16 -bit shared memory in DSP X data memory space
- interrupt- or poll-driven message control
- flexible, software-controlled message protocols
- MCU can trigger any DSP interrupt (regular or non-maskable) by writing to the command vector control register.
- Each core can wake the other from low-power modes.

The basic block diagram of the MDI module is shown in Figure 5-1.




Figure 5-1. MDI Block Diagram



5.1 MDI Memory

The DSP56654 provides special memory areas for the MDI on both the MCU and DSP sides. This section describes where these areas are mapped, how access contention between the two areas is resolved, and memory access timing.

Note:

There is no mechanism in MDI hardware to prevent either core from overwriting an area of shared memory written by the other core. It is the responsibility of software to ensure data integrity in shared memory for each core.

5.1.1 DSP-Side Memory Mapping

MDI shared RAM is mapped to the X data memory space of the DSP at the top of its internal X data RAM. From the functional point of view of the DSP, the shared memory is indistinguishable from regular X data RAM. A parallel data path allows the MCU to write to shared memory without restricting or stalling DSP accesses in any way. In case of simultaneous access from both the MCU and the DSP to the same memory space, the DSP access has precedence. The DSP programmer must be aware, however, that data written to that area can be changed by the MCU.

The MDI message control and status registers are mapped to DSP X I/O memory as a regular peripheral, accessible via special I/O instructions.




Figure 5-2. MDI: DSP-Side Memory Mapping



5.1.2 MCU-Side Memory Mapping

The MCU allocates separate 4-kbyte peripheral spaces to the MDI control registers and shared memory, as shown in Figure 5-3. Control registers are mapped to the upper 16 words of their space, while shared memory occupies its entire 4-kbyte space.




Figure 5-3. MDI: MCU-Side Memory Mapping

Note: Writes to reserved locations are ignored. Reads from reserved locations latch indeterminate data. Neither access terminates in an access error.

The offset conversion formula between the MDI internal address offset (which is also equal to the DSP offset) and the 16-bit MCU addresses offset is

$$OFF_{MCU} = OFF_{INT} * 2$$

All MCU accesses to the MDI shared memory should be evenly aligned, 16-bit accesses to ensure valid operation.

5.1.3 Shared Memory Access Contention

Access contentions are resolved in hardware. DSP access has precedence because it runs on a faster clock than the MCU, which is stalled until the DSP access is completed. "Contention" is defined as simultaneous access (read or write) by both MCU and DSP to the same 1/4 Kword of the shared memory. Simultaneous access to different 1/4K blocks of shared memory or to the MDI control registers proceed without stall.



MDI Memory

The MCU side contains a data buffer to store a halfword from a write request, enabling the MCU to write with no stall even if the memory array is busy with a DSP access. However, if a second access (read or write) is attempted before the buffer is cleared, the MDI will stall the MCU.

Some stalls may last less then one MCU clock, and so may not even be evident on the MCU side. On the other hand, several consecutive 1-cycle accesses by the DSP to the MDI memory can stall an MCU access for the equivalent number of clock cycles. For example, Example 5 -1 show a program loop that transfers data from X to Y memory. Any attempt by the MCU to access the shared memory while the loop is running will be stalled until the loop terminates.

Example 5 -1. Program Loop That Stalls MCU Access to Shared Memory

```
x:(r0)+,a
     move
            x:(r0)+,b
     move
     DO \#(N/2-1), _BE_NASTY_TO_MCU
            x:(r0)+,a
                         a,y:(r4)+
                                       ;r0 points to MDI memory
     move
     move
            x:(r0)+,b
                         b,y:(r4)+
                                      ;r4 points to other memory
BE NASTY TO MCU
            a,y:(r4)+
     move
     move
            b,y:(r4)+
```

To avoid a lengthy MCU stall, the DO loop above can be written to allow two cycles per move, making time slots available for MCU accesses, as illustrated in Example 5 -2.

Example 5 -2. Program Loop With No Stall

```
DO #N,_IM_OK_MCU_OK
move x:(r0)+,x0 ;r0 points to MDI memory
move x0,y:(r4)+ ;r4 points to other memory
_IM_OK_MCU_OK
```

The second instruction in the loop allows pending MCU accesses to execute.

5.1.4 Shared Memory Timing

The DSP always has priority over the MCU when accessing the shared memory. Every DSP access to MDI shared memory or control register lasts one cycle, and is executed as part of the DSP pipeline without stalling it.

In general, an MCU peripheral access is two clock cycles, excluding instruction fetch time. MCU accesses to MDI control registers are always two clock cycles, but shared memory accesses usually take longer, according to the following parameters:

1. Clock source of the shared memory: If the DSP is in STOP mode, the shared memory will operate using the MCU clocks generated at half frequency. If the DSP



- is active, it will generate the memory clocks at full frequency and all MCU accesses should be synchronized to it.
- 2. **Access type:** An MCU write is done to a buffer at the MCU side. If the buffer is empty, the MCU takes two cycles to write to the buffer and proceeds without stall; the MDI writes the buffer to the shared memory later, in a minimum of another two MCU cycles, freeing the buffer. In case of a read, or a write when the buffer is not yet free from a previous write, the access will stall.
- 3. Relative frequency of the MCU and the DSP clocks: An MCU access generates a request to the DSP side that must be synchronized to the DSP clock (2 DSP clocks in the worst case), and an acknowledge from the DSP to the MCU side, that must be synchronized to the MCU clock (2 MCU clocks in the worst case). The synchronization stall therefore depends on the frequency of both processors. The slower the DSP frequency is, relative to the MCU frequency, the longer the access time (measured in MCU clocks). In a typical system configuration, the DSP's frequency is higher or equal to the MCU's frequency. In this assumption, the maximum MCU stall is if the frequencies of the MCU and the DSP are equal. If the DSP frequency is lower than the MCU frequency, the access time (measured in MCU clocks) may in principle be very long, depending on how slow the DSP is.
- 4. **DSP parallel accesses:** Any DSP access in parallel to an MCU access to the same 1/4K memory block can further stall a pending MCU access. If the DSP does not run consecutive one-cycle accesses and the MCU frequency is not faster than the DSP's frequency, an MCU contention stall will be no more than one MCU cycle.
- 5. **DSP PLL:** If the PLL is reprogrammed during MCU program execution, (e.g., after a DSP reset) the MCU should not access shared memory until the PLL has reacquired lock. If the MCU attempts to access the MDI shared memory before the PLL acquires lock, the MCU can time out and generate an error. One way to avoid this condition is to take the following steps:
 - a. DSP software sets an MDI flag bit immediately after setting the PLL.
 - b. MCU software polls the flag bit until it is set before accessing MDI shared memory.

MCU-side access timing is summarized in Table 5-1.

Table 5-1. MCU MDI Access Timing

Access Type	DSP	MCU (Cycles ¹	Comments
Access Type	Clocks	Minimum	Maximum	Oomments
Shared memory read	Inactive	11	11	Assumes write buffer is empty.
	Active	4	8	
Shared memory write	Either	2	2	Assumes write buffer is empty.
Buffer busy after	Inactive	+ 8	+ 8	Consecutive accesses incur MCU stall
shared memory write	Active	+ 2	+ 4	cycles.
MCU-DSP shared memory contention	Active	+ 0	+1	MCU stalls until DSP access completes. Multiple DSP one-cycle instructions stall the MCU further.
Control registers	Either	2	2	_

Minimum case: DSP clock frequency >> MCU clock frequency. Maximum case: DSP clock frequency = MCU clock frequency. (More cycles required if DSP clock < MCU clock.)

5.2 MDI Messages and Control

The MDI provides a means for the MCU and DSP to exchange messages independent of the shared memory array. A typical message might be "I have just written a message of N words, starting at offset X in memory," or "I have just finished reading the last data block sent." For ease and flexibility, the protocol for exchanging these messages is not predefined in hardware but can be implemented with a few simple software commands.

5.2.1 MDI Messaging System

Messages are exchanged between the two processors through special-purpose control registers. Most of these registers are symmetric and work together to exchange messages in the following ways:

- 1. Each of two 16-bit write-only transmit registers is copied in a corresponding read-only receive register on the other processor's side. These registers can be used to transfer 16-bit messages or frame information about messages written to the shared memory, such as number of words, initial address, and message code type.
- Writing to a transmit register clears a "transmitter empty" bit in the status register
 on the transmitter side and sets a "receiver full" bit in the status register on the
 receiver side, which can trigger a maskable receive interrupt on the receiver side if
 so programmed.



- 3. Reading a receive register automatically clears the "receiver full" bit in the status register on the receiver side and sets the "transmitter empty" bit in the status register on the transmitter side, which can trigger a maskable transmit interrupt on the transmitter side if so programmed.
- 4. Three general purpose flags are provided for each transmitter and reflected in the status register at the receiver side.

The symmetry of the MDI registers is illustrated in Figure 5-4 and Table 5-3.




Figure 5-4. MDI Register Symmetry

Table 5-2. MDI Registers and Symmetry

	MCU Registers	DSP Registers		
Acronym	Name	Acronym	Name	
MRR0	MCU Receive Register 0	DTR0	DSP Transmit Register 0	
MRR1	MCU Receive Register 1	DTR1	DSP Transmit Register 1	
MTR0	MCU Transmit Register 0	DRR0	DSP Receive Register 0	
MTR1	MCU Transmit Register 1	J Transmit Register 1 DRR1 DSP Receive Register 1		
MSR	MCU Status Register	DCR	DSP Control Register	
MCR	MCU Control Register	DSR	DSP Status Register	
MCVR	MCU Command Vector Register		_	

The message exchange mechanism is shown in greater detail in Figure 5-5.




Figure 5-5. MDI Message Exchange

In addition to exchanging messages, the MDI registers also provide the following specialpurpose control functions:

- 1. Each core's power mode is reflected in the other core's status register.
- 2. Each core can issue an interrupt to wake the other core from its low-power modes (STOP and WAIT modes on either side, plus DOZE mode on the MCU side).
- 3. The MCU can issue a Command Interrupt to the DSP by setting the MC bit in the MCU Command Vector Register (MCVR). Software can write the vector address of this interrupt to a register on the MCU side. The Command Interrupt can be maskable or non-maskable.
- 4. The MCU can issue a hardware reset to the DSP. (The DSP cannot issue a hardware reset to the MCU.)
- 5. The DSP can issue two general-purpose interrupt requests to the MCU by setting the DGIR0 or DGIR1 bit in the DSP-Side Status Register (DSR). These interrupts are user-maskable on the MCU side. Figure 5-6 details the mechanism by which the DSP issues a general-purpose interrupt to the MCU.






Figure 5-6. DSP-to-MCU General Purpose Interrupt

The MCU-to-DSP interrupt mechanism (Command Interrupt) differs from Figure 5-6 in the following ways:

- 1. The interrupt pending bit (the MCP bit in the DSR) is cleared automatically when the interrupt is acknowledged.
- 2. The trigger bit on the MCU side (the MC bit) is in the MCVR.
- 3. When a non-maskable interrupt is generated, the interrupt enable bit on the DSP side (the MCIE bit in the DCR) is ignored.

5.2.2 Message Protocols

The message hardware can be used by software to implement message protocols for a wide array of message types. Full support is given for both interrupt and polling management. The following are examples of different message protocols:

- A message of up to 16 bits is written directly to one of the transmit registers.
- Both transmit registers are used to pass a 2-word message. The corresponding receive register of the first word disables its interrupt; the register receiving the second word enables its interrupt. An interrupt is triggered when the second word is received.
- Transmit registers pass frame information describing longer messages written to the shared memory. Such frame information usually includes an initial address, the number of words, and often a message type code.
- A DSP general interrupt or the MCU Command Interrupt signals an event or request that does not include data words, such as acknowledging the read of a long message from the shared memory.

Freescale Semiconductor, Inc.

MDI Messages and Control

- Fixed-length, formatted data is written in a predetermined location in the shared memory. A general purpose interrupt (DSP) or command interrupt (MCU) signals the other processor that the data is ready.
- One processor uses the 3 general-purpose flags to inform the other processor of its current program state.

5.2.3 MDI Interrupt Sources

The MDI provides several ways to generate interrupts to both the DSP and MCU.

5.2.3.1 DSP Interrupts

There are five independent ways for the MCU to interrupt the DSP through the MDI:

- 1. MCU Command Vector interrupt
- 2. MDI receive/transmit interrupt
- 3. MDI DSP wake from STOP / general-purpose interrupt (using the \overline{IRQC} interrupt input)
- 4. Protocol Timer DSP wake from STOP / general-purpose interrupt (using the IRQD interrupt input)
- 5. External DSP wake from STOP / general-purpose interrupt (using the IRQB interrupt input)

The first three interrupts are MDI functions. The other two are protocol timer functions that make use of MDI hardware but have no specific MDI instructions. The interrupts can be prioritized in Core Interrupt Priority Register (IPRC). See Table 7-9 on page 7-17.

The relative priority of the MDI receive/transmit interrupts is fixed as follows:

- 1. Receive register 0 full (RFIE0)
- 2. Receive register 1 full (RFIE1)
- 3. Transmit register 0 empty (TEIE0)
- 4. Transmit register 1 empty (TEIE1)

5.2.3.2 MCU Interrupts

There is only one interrupt request line to the MCU interrupt controller. The interrupt service routine must examine the MCU-Side Status Register (MSR) to determine the interrupt source. The Find First One (FF1) instruction can be used for this purpose. If some of the interrupts are disabled, software can read the MDI Control Register (MCR)



and perform an AND operation with the MSR before executing the FF1 instruction. The interrupt service routine should clear the General Purpose Interrupt Pending bits (MGIP[1:0], MSR bits 11–10) to deassert the request to the interrupt controller.

5.2.4 Event Update Timing

An information exchange between the two processors that is reflected in the status register of the receiving processor (an "event") incurs some latency. This latency is the delay between the event occurrence at one processor and the resulting update in the status register of the other processor. The latency can be expressed as the sum of a number of transmitting-side clocks (TC) and receiving-side clocks (RC).

The minimum event latency occurs when there are no other events pending, and is equal to TC + 2(RC).

The maximum event latency is incurred when the event occurs immediately after a previous event is issued. It is equal to 4(TC) + 6(RC).

5.2.5 MCU-DSP Troubleshooting

The MCU can use the MDI in the following three ways to identify and correct the source of a DSP malfunction:

- 1. Examine the DPM bit in the MSR to determine if the DSP is stuck in STOP mode. If so, the MCU can wake the DSP by setting the DWS bit.
- 2. Issue an NMI using the Command Interrupt (setting the MC bit in the MCVR). The NMI service routine can incorporate a diagnostic procedure designed for such an event. Note that the MNMI bit must also be set to enable non-maskable interrupts.
- 3. If neither of the first two measures is effective, the MCU can issue a hardware reset to the DSP by setting the DRS bit in the MCR.

5.3 Low-Power Modes

Each side of the MDI is fully active in all low-power modes except STOP. Each processor can enter and exit a low-power mode independently. The processor state is unchanged by a transition to and from a low-power mode—status and control registers do not return to default values.



Various DSP events can awaken the MCU from a low-power mode (WAIT, DOZE, or STOP) by generating a corresponding interrupt. Table 5-3 lists the events and the associated interrupt enable bits in the MCR.

Table 5-3. MCU Wake-up Events

Event	Interrupt Enable Bit in MCR
Transmitting a message to MRR0	15 (MRIE0)
Transmitting a message to MRR1	14 (MRIE1)
Receiving a message from MTR0	13 (MTIE0)
Receiving a message from MTR1	12 (MTIE1)
Setting the DGIR0 bit in the DSR (General Interrupt request 0)	11 (MGIE0)
Setting the DGIR1 bit in the DSR (General Interrupt request 1)	10 (MGIE1)

The software designer should consider the following points before placing the MCU in STOP mode:

- 1. **Compatibility with DSP STOP mode protocol.** MCU software should accommodate the possibility that the DSP is in STOP when the MCU awakens from its STOP mode.
- 2. **Pending shared memory writes.** A shared memory write that has not completed when the MCU enters STOP mode will execute reliably after the MCU has awakened. Nevertheless, the user may wish to ensure that all shared memory writes are completed before entering STOP. This can be done by polling MSR bit 6 until it is cleared before issuing the STOP instruction.
- 3. **Pending MCU events.** MCU software should poll the MEP bit in the MSR until it is cleared just before issuing the STOP instruction. This ensures that the DSP has acknowledged all previous MCU-generated events so that it can be made aware of the MCU power mode change.

5.3.2 DSP Low-Power Modes

The MCU can wake the DSP from WAIT mode by issuing any of the interrupts listed in Section 5.2.3.1 on page 5-10.

MCU software can wake the DSP from STOP in one of the following three ways:

- 1. A DSP Wake from STOP command (setting the DWS bit in the MSR).
- 2. A Protocol Timer DSP interrupt.
- 3. A DSP hardware reset (setting the DHR bit in the MCR).



The MCU can also wake the DSP externally with an external DSP interrupt, external DSP debug request, JTAG DSP debug command, or system reset.

DSP software should ensure that the MCU can track each DSP transition to and from STOP mode before the next one occurs. This is essential for proper control of the shared memory clock (see Section 5.3.3). One way to accomplish this is to provide a minimum delay (measured in MCU clocks) between consecutive DSP entrances to STOP mode. Another method involves waiting for MDI register events to terminate to supply the needed delay. With this method the DSP sends at least one MDI register event and waits until the DEP bit in the DSR is cleared before it enters STOP mode. To be sure that an event takes place, DSP code can issue a dummy event such as the one illustrated in Example 5 -3. The DEP check should be the last MDI access before issuing the STOP instruction to guarantee that the MSR is updated properly.

Example 5 -3. Dummy Event to Allow MCU to Track DSP Power Mode Change

	movep movep nop nop	<pre>x:<<dcr,x0 -="" ;dummy="" ;nops="" back="" delay<="" event="" flags="" for="" pipeline="" pre="" write="" x0,x:<<dcr;=""></dcr,x0></pre>
_wait	nop jset stop	#DEP,x:< <dsr,_wait< th=""></dsr,_wait<>

After a DSP wake from STOP command, \overline{IRQC} should be deasserted by writing "1" to the DWSC bit in the DSR. Similarly, after a protocol timer interrupt event, \overline{IRQD} should be deasserted by writing "1" to the DTIC bit in the DSR. Clearing either of these bits just as the DSP exits STOP can serve as the MDI register event for the delay required before the next entry to STOP mode.

5.3.3 Shared Memory in DSP STOP Mode

The shared memory array operates from the DSP clock for either processor unless the DSP is in STOP mode. MCU access to the shared memory is internally synchronized to the DSP clock. Memory access signals from the MCU require 2 DSP cycles to synchronize to the DSP clock, and 2 MCU cycles to synchronize the DSP acknowledgment to the MCU clock. If the DSP runs at a relatively low frequency, extra wait states are added to the MCU access.

Note: The synchronization wait states are not related to wait states resulting from memory contention.

When the DSP is in STOP mode and the MCU is in normal mode, the shared memory operates from the MCU clock. The memory controller is alerted when the DSP has exited

STOP mode and stalls any pending MCU shared memory access until the memory clocks are switched back to the DSP.

Note:

Waking the DSP from STOP can take several MCU clocks. The parameters affecting the relative time length include the DSP frequency relative to the MCU frequency, the need for PLL relock, and the state of the SD bit in the OMR. If the total wake from STOP delay is greater than 128 MCU clocks, a pending MCU shared memory access can be lost due to an MCU time-out interrupt. MCU shared memory writes that are separated by MSR bit 6 checks are not subject to this loss because the write is done to a buffer and the MCU bus is released.

5.4 Resetting the MDI

The MDI can be reset by any of the conditions in Table 5-4.

Reset Type	Action	Description
MDI Reset	Setting the MDIR bit in the MCR	Only the MDI system is reset—all status and control registers are returned to their default values. None of the rest of the DSP56654 system is affected.
		Note: MDIR assertion is ignored if the DSP is in STOP mode.
DSP Hardware Reset	Setting the DHR bit in the MCR	In addition to the MDI reset conditions above, the entire DSP side is reset. Memory, including MDI shared memory, is not affected. MCU software should poll the DRS bit (MSR bit 7) to determine when the reset sequence on the DSP side has ended (and wait for PLL relock if the PLL is reprogrammed—see page 5-5) before accessing the shared memory.
System Reset	Power on reset RESET_IN asserted Watchdog timer time-out	The entire system, including memory, is reset.

Table 5-4. MDI Reset Sources

Note that the DSP software RESET instruction does **not** reset the MDI.

Before initiating an MDI reset, the following items should be considered:

- 1. **Pending shared memory write**—If an MCU write to the shared memory is pending in the write buffer when an MDI reset is initiated, the access may be lost. To ensure that the data is written, software should poll the MSMP bit in the MSR until it is cleared before triggering the MDI reset.
- 2. **DSP MDI operations**—MDIR assertion is asynchronous to DSP operation, and can cause unpredictable behavior if it occurs while the DSP is testing an MDI

Freescale Semiconductor, Inc.

register bit with an instruction such as <code>jset #DTE0,x:DSR,tx_sbr</code>.

MCU software should verify that the DSP is not engaged in MDI signalling activity before asserting MDIR. This can be done by performing the following steps:

- a. Disable the DSP interrupt event in the Protocol Timer by clearing the DSIE bit in the PTIER.
- b. Verify that both DWS and MTIR (MSR bits 8 and 9) are cleared.

The instruction immediately following assertion of the MDIR bit may be overridden by the reset sequence, with all registers retaining their reset values. Therefore, software should wait at least one instruction before writing to MDI registers.

5.5 MDI Software Restriction Summary

Tables 5-5 through 5-7 summarize the various constraints on MDI software.

Table 5-5. General Restrictions

Action	Restriction
Writing to a transmit register	Wait for a Transmitter Empty interrupt or poll the Transmitter Empty bit in the status register
Reading from a receive register	Wait for a Receiver Full interrupt or poll the Receiver Full bit in the status register.

Table 5-6. DSP-Side Restrictions

Action	Restriction
Setting DGIR(0,1) to issuing general interrupt request	Verify that DGIR(0,1) is cleared
Configuring IRQC and IRQD	Define IRQC as level-triggered by clearing the ICTM bit in the IPRC. Define IRQD as level-triggered by clearing the IDTM bit in the IPRC.
Delay between MDI register write and reflection in DSR	A delay of up to four instructions can occur between an MDI register write and the resulting change in the DSR. Refer to the <i>56600 Family Manual</i> , Appendix B, Section 5 ("Peripheral Pipeline Restrictions") for a description of possible problems and work-arounds. Testing the DEP bit in the DSR requires one additional clock delay above the 56600 manual description.
Continuous one-cycle accesses to the Shared Memory	Can stall MCU. Refer to Example 5 -2 on page 5-4 for sample code that avoids lengthy MCU stalls.
Entering DSP STOP mode	Enable IRQC—write a non-zero value to the ICPL bits in the IPRC. Enable IRQD—write a non-zero value to the IDPL bits in the IPRC. Ensure minimum delay from previous STOP mode (Section 5.3.2 on page 5-12). Ensure the DEP bit in the DSR is cleared.



Freescale Semiconductor, Inc.

MDI Software Restriction Summary

Table 5-6. DSP-Side Restrictions

Action	Restriction
Clearing serviced interrupts	Write 1 to the DWSC bit in the DSR to clear IRQC. Write 1 to the DTIC bit in the DSR to clear IRQD.

Table 5-7. MCU-Side Restrictions

Action	Restriction
Byte-wide writes to shared memory	The MDI latches all 16 bits when receiving data written to it. In byte-wide writes, the MCU drives only the written 8 bits; the unspecified byte in the shared memory location may contain corrupt data.
Writing to MCVR	Ensure that the MC bit in the MCVR is cleared before writing.
Setting the DWS bit in the MSR	Ensure DWS is cleared before setting it.
PT timer DSP interrupt	If the MSIR bit in the MSR is set when the protocol timer issues a dsp_int event (i.e., a previous DSP interrupt event has not been serviced) the second interrupt request is lost.
Entering MCU STOP mode	Verify that the MEP bit in the MSR is clear.
MDI reset	 Before setting the MDIR bit in the MCR or DHR (MCR bit 7), do the following: Disable the DSP Protocol Timer interrupt by clearing the DSIE bit in the PT Interrupt Enable Register (PTIER). Verify that the DWS bit in the MSR is cleared to ensure that the DSP has serviced the last wake-up from STOP. Verify that the DTIC bit in the DSR is cleared to ensure that there are no outstanding protocol timer interrupt requests. Poll the MSMP bit in the MSR until it is cleared to ensure all shared memory writes occur. In addition, before setting MDIR, do the following: Verify that the DSP side is not engaged in MDI activity (e.g. by issuing NMI). Check that the DPM bit in the MSR is cleared, indicating that DSP is not in STOP mode. (Hardware will ignore the MDIR bit if DSP is in STOP mode). After asserting MDIR, delay at least one instruction time before writing to an MDI register to ensure it is not overwritten by reset. After any MDI reset (MCU or DSP hardware reset, asserting MDIR, or asserting DHR) poll the DRS bit in the MSR until it is cleared before accessing the shared memory to ensure DSP reset is complete.
After DSP reset	Ensure that the DSP PLL has been relocked (e.g., item 5 on page 5-5) before the MCU accesses shared memory.



5.6 MDI Registers

In general, the MDI registers on the DSP side and MCU side are symmetrical. They are summarized in Table 5-8.

Table 5-8. MDI Signalling and Control Registers

	MCL	J Side	DSP Side		
Function	Name	Address	Name	Address	
MCU Command Vector Register	MCVR	\$0020_2FF2	-	_	
Control Register	MCR	\$0020_2FF4	DCR	X:\$FF8A	
Status Register	MSR	\$0020_2FF6	DSR	X:\$FF8B	
Transmit Register 1	MTR1	\$0020_2FF8	DTR1	X:\$FF8C	
Transmit Register 0	MTR0	\$0020_2FFA	DTR0	X:\$FF8D	
Receive Register 1	MRR1	\$0020_2FFC	DRR1	X:\$FF8E	
Receive Register 0	MRR0	\$0020_2FFE	DRR0	X:\$FF8F	

The correspondence between transmit registers on one side and receive registers on the other side is listed in Table 5-9.

Table 5-9. MCU-DSP Register Correspondence

MCU Register	MCU Address	DSP Register	DSP Address
MTR1	\$0020_2FF8	DRR1	X:\$FF8E
MTR0	\$0020_2FFA	DRR0	X:\$FF8F
MRR1	\$0020_2FFC	DTR1	X:\$FF8C
MRR0	\$0020_2FFE	DTR0	X:\$FF8D

Freescale Semiconductor

5.6.1 MCU-Side Registers





Table 5-10. MCVR Description

Table 5-10. MCVIX Description										
Name	Type ¹	Description	Settings							
MC Bit 8	R/1S	MCU Command—Used to initiate a DSP interrupt. Setting the MC bit sets the MCP bit in the DSR. If the MNMI bit in this register is set, a non-maskable MCU command interrupt is issued at the DSP side. If MNMI is cleared and the MCIE bit in the DCR is set, a maskable interrupt request is issued at the DSP side. The MC bit is cleared only when the command interrupt is serviced on the DSP side, providing a way for the MCU to monitor interrupt service status. The MCVR cannot be written while the MC bit is set.	 0 = No outstanding DSP command interrupt (default). 1 = DSP command interrupt has been issued and has not been serviced. 							
MCV[6:0] Bits 7–1	R/W	MCU Command Vector—Vector address displacement for the DSP command interrupt With this mechanism the MCU can activate any interrupt from the DSP interrupt table. To actual vector value is twice the value of MCV[6:0]. The MCV bits can only be written if the MC bit is cleared.								
MNMI Bit 0	R/W	MCU Non-Maskable Interrupt—Determines if the Command Interrupt issued to the DSP by setting the MC bit is maskable or non-maskable. The MNMI bit can only be written if the MC bit is cleared.	 0 = Maskable interrupt issued when MC is set, if DSP DCR bit 8 (maskable interrupt enable) is set (default). 1 = Non-maskable interrupt generated when MC is set. DCR bit 8 is ignored. 							

R = Read only.
 R/W = Read/write
 R/1S = Read; write with 1 to set (write with 0 ingored).



The MCR is a 16-bit read/write register that enables the MDI interrupts on the MCU side and enables the trigger events on the DSP side (e.g. awaken from Stop mode, hardware reset, flag update, etc.).

Note: Either the EMDI bit in the NIER or the EFMDI bit in the FIER must be set in order to generate any of the interrupts enabled in the MCR (see page 7-7).

Table 5-11. MCR Description

Table 5-11. MCR Description									
Name	Type ¹	Description	Settings						
MRIE0 Bit 15	R/W	MCU Receive Interrupt Enable 0—When MRIE0 is set, a receive interrupt request 0 is issued when the MRF0 bit in the MSR is set. When MRIE0 is cleared, MRF0 is ignored and no receive interrupt request 0 is issued.	0 = Receive interrupt 0 request disabled (default).1 = Enabled.						
MRIE1 Bit 14	R/W	MCU Receive Interrupt Enable 1—When MRIE1 is set, a receive interrupt request 1 is issued when the MRF1 bit in the MSR is set. When MRIE1 is cleared, MRF1 is ignored and no receive interrupt request 1 is issued.	1 = Enabled.						
MTIE0 Bit 13	R/W	MCU Transmit Interrupt Enable 0—If MTIE0 is set, a transmit interrupt 0 request is generated when the MTE0 bit in the MSR is set. If MTIE0 bit is cleared, MTE0 is ignored and no transmit interrupt request 0 is issued.	0 = Transmit interrupt 0 request disabled (default).1 = Enabled.						
MTIE1 Bit 12	R/W	MCU Transmit Interrupt Enable 1—If MTIE1 is set, a transmit interrupt 1 request is generated when the MTE1 bit in the MSR is set. If MTIE1 bit is cleared, MTE1 is ignored and no transmit interrupt request 1 is issued.	0 = Transmit interrupt 1 request disabled (default).1 = Enabled.						
MGIE0 Bit 11	R/W	MCU General Interrupt Enable 0—If this bit is set, a general interrupt 0 request is issued when the MGIP0 bit in the MSR is set. If MGIE0 is clear, MGIP0 is ignored and no general interrupt request 0 is issued.	0 = General interrupt 0 request disabled (default). 1 = Enabled.						
MGIE1 Bit 10	R/W	MCU General Interrupt Enable 1—If this bit is set, a general interrupt 1 request is issued when the MGIP1 bit in the MSR is set. If MGIE1 is clear, MGIP1 is ignored and no general interrupt request 1 is issued.	0 = General interrupt 1 request disabled (default) 1 = Enabled						

Freescale Semiconductor, Inc.

MDI Registers

Freescale Semiconductor, Inc.

Table 5-11. MCR Description (Continued)

			,							
Name	Type ¹	Description	Settings							
DHR Bit 7	R/W	de-asserts the reset. Setting DHR also causes status bits to their default values (except the DHR should be held asserted for a minimum of Select, and Interrupt Timing in the <i>DSP56652 T</i> software should poll the DRS bit in the MSR un to MDI shared memory. If an MDI reset (caused	PSP Hardware Reset—Setting DHR issues a hardware reset to the DSP. Clearing DHR e-asserts the reset. Setting DHR also causes MDI reset, returning all MDI control and tatus bits to their default values (except the DHR bit itself). PHR should be held asserted for a minimum of three CKIL cycles. (See Reset, Mode elect, and Interrupt Timing in the DSP56652 Technical Data Sheet.) After clearing DHR, oftware should poll the DRS bit in the MSR until it is cleared before attempting an access of MDI shared memory. If an MDI reset (caused by MDIR or DHR being set) is done while in MCU write to the shared memory is pending in the write buffer, the access may be lost.							
MDIR Bit 6	R0/1S	MDI Reset—Setting MDIR resets the message and control sections on both DSP and MCU sides. All control and status registers except DHR are returned to their default values and all internal states are cleared. Data in the shared memory array remains intact; only the access control logic is affected. After setting MDIR, software should poll DRS to determine when the reset sequence on the DSP side has ended before accessing the shared memory.								
MDF[2:0] Bits 2–0	R/W	MCU-to-DSP Flags—General-purpose flag bits DF[2:0] bits in the DSR.	s that are reflected on the DSP side in the							

^{1.} R/W = Read/write

R0/1S = Always read as 0; write with 1 to set (write with 0 ingored).




Table 5-12. MSR Description

	_ 1	Table 5-12. MSR Descri	<u>'</u>
Name	Type ¹	Description	Settings
MRF0 Bit 15	R	MCU Receive Register 0 Full—Set when the DSP writes to DTR0, indicating to the MCU that the reflected data is available in MRR0. MRF0 is cleared when the MCU reads MRR0.	0 = Latest MRR0 data has been read (default). 1 = New data in MRR0.
MRF1 Bit 14	R	MCU Receive Register 0 Full—Set when the DSP writes to DTR1, indicating to the MCU that the reflected data is available in MRR1. MRF1 is cleared when the MCU reads MRR1.	0 = Latest MRR1 data has been read (default). 1 = New data in MRR1.
MTE0 Bit 13	R	MCU Transmit Register 0 Empty—Cleared when the MCU writes to MTR0; set when the DSP reads the reflected data in DRR0.	0 = DRR0 has not been read. 1 = DRR0 has been read (default).
MTE1 Bit 12	R	MCU Transmit Register 1 Empty—Cleared when the MCU writes to MTR1; set when the DSP reads the reflected data in DRR1.	0 = DRR1 has not been read. 1 = DRR1 has been read (default).
MGIP0 Bit 11	R/1C	MCU General Interrupt 0 Pending— Indicates that the DSP has requested an interrupt by setting the DGIR0 bit in the DSR.	0 = No interrupt request (default).1 = DSP has issued interrupt request 0.
MGIP1 Bit 10	R/1C	MCU General Interrupt 1 Pending— Indicates that the DSP has requested an interrupt by setting the DGIR1 bit in the DSR.	0 = No interrupt request (default). 1 = DSP has issued interrupt request 1.
MTIR Bit 9	R	by the protocol timer Interrupt Request— Set by the protocol timer when it issues a dsp_int event (see Table 10-4 on page 10-14) which asserts DSP IRQD (waking the DSP from STOP mode) and IRQA, which is wire-or'd to IRQD. MTIR is cleared when the DSP sets the DTIC bit in the DSR (page 5-25) at the end of its IRQD service routine. For proper MTIR operation, IRQD should be enabled via IPRC bits 10–9 and made level-sensitive by clearing IPRC bit 11. Software should verify that MTIR is cleared before issuing an MDI reset (setting the MDIR bit in the MCR).	0 = No outstanding MTIR-generated interrupt request (default). 1 = DSP has not serviced last MTIR-generated interrupt.



MDI Registers

MSR Description (Continued)

	Table 5-12. MSR Description (Continued)									
Name	Type ¹	Description	Settings							
DWS Bit 8	R/1S	DSP Wake From STOP—Set by MCU software to wake the DSP from STOP mode. Setting DWS also asserts DSP IRQC (waking the DSP from STOP mode) and IRQA, which is wire-or'd to IRQC. DWS is cleared when the DSP sets the DWSC bit in the DSR (page 5-25) at the end of its IRQC service routine. IRQC should be enabled via the ICPL bit in the IPRC and made level-sensitive by clearing the ICTM bit in the IPRC. Software should verify that DWS is cleared before issuing an MDI reset.	 0 = No outstanding DWS-generated interrupt request (default). 1 = DSP has not serviced last DWS-generated interrupt. 							
DRS Bit 7	R	DSP Reset State—Set by any DSP reset: MCU system reset DSP hardware reset (caused by setting the DHR bit in the MCR) MDI reset (caused by setting the MDIR bit in the MCR) DRS is cleared by DSP hardware as it completes the reset sequence. Software should ensure that DRS is cleared before accessing MDI shared memory.	 0 = DSP has completed the most recent reset sequence. 1 = DSP has not completed the most recent reset sequence (default). 							
MSMP Bit 6	R	MCU Shared Memory Access Pending— Set by an MCU write to MDI shared memory. Cleared when write access is complete. Software should ensure that MSMP is cleared before issuing an MDI reset to ensure that no pending write is lost.	 0 = No outstanding MCU-MDI write (default). 1 = Last MCU write to MDI shared memory has not been completed. 							
DPM Bit 5	R	DSP Power Mode —Reflects the DSP mode of operation.	0 = DSP is in normal or WAIT mode (default). 1 = DSP is in STOP mode.							
MEP Bit 4	R	MCU-Side Event Pending—Set when the MCU sends an event update request to the DSP side. Cleared when the event update acknowledge has been received. An "event" is any hardware message that should be reflected in the DSR on the DSP-side (e.g., "transmit register 0 written"). Software should poll MEP until it is cleared before entering STOP mode. Reading the MSR to check the MEP bit should be the last MDI access before entering STOP, otherwise the MEP can be set as a result of that additional action. If MEP is not properly verified, entering the MCU STOP power mode may not to be reflected at the DSR.	0 = Last event update request to DSP has been acknowledged. 1 = Event update request to DSP pending.							
MF[2:0] Bits 2-0		MCU Flags—General-purpose flag bits reflecting the state of DMF[2:0] (DCR bits 2–0).	0 = Corresponding DMF bit cleared. 1 = Corresponding DMF bit set.							

R = Read only.
 R/1S = Read, or write with 1 to set (write with 0 ignored).
 R/1C = Read, or write with 1 to clear (write with 0 ignored).

MTR	1		MCU Transmit Register 1										\$0020_2FF			
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
						Tra	ansmitte	ed data	from MO	CU to D	SP					
RESET	_	_						_					_			

Table 5-13. MTR1 Description

MTR1 is a 16-bit write-only register. Data written to MTR1 is reflected on the DSP side in DRR1. MTR1 and DRR1 are not double buffered. Writing to MTR1 overwrites the data in DRR1, clears the MCU Transmit Register 1 Empty bit (MTE1) in the MSR, and sets the DSP Receive Register 1 Full bit (DRF1) in the DSR. It can also trigger a receive interrupt on the DSP side if the DRIE1 bit in the DCR is set. A single 8-bit write to MTR1 also updates all status information.

MTR	0	MCU Transmit Register 0						MCU Transmit Register 0								
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	Transmitted data from MCU to DSP															
RESET				_					_							

Table 5-14. MTR0 Description

MTR0 is a 16-bit write-only register. Data written to MTR0 is reflected on the DSP side in DRR0. MTR0 and DRR0 are not double buffered. Writing to MTR0 overwrites the data in DRR0, clears the MCU Transmit Register 0 Empty (MTE0) bit in the MSR, and sets the DSP Receive Register 0 Full bit (DRF0) in the DSR. It can also trigger a receive interrupt on the DSP side if the DRIE0 bit in the DCR is set. A single 8-bit write to MTR0 also updates all status information.

MRR	21			MCU Receive Register 1										\$0020_2FFC						
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0				
	Transmitted data from MCU to DSP																			
RESET		_				_		_					_							

Table 5-15. MRR1 Description

MRR1 is a 16-bit read-only register that reflects the data written on the DSP side to DTR1. Reading MRR1 clears the MCU Receive Register 1 Full bit (MRF1) in the MSR and sets the DSP Transmit Register 1 Empty bit (DTE1) in the DSR. It can also trigger a transmit interrupt on the DSP side if the DTIE1 bit in the DCR is set. A single 8-bit read from MRR1 also updates all status information.





Table 5-16. MRR0 Description

MRR0 is a 16-bit read-only register that reflects the data written on the DSP side to DTR0. Reading MRR0 clears the MCU Receive Register 0 Full bit (MRF0) in the MSR and sets the DSP Transmit Register 0 Empty bit (DTE0) in the DSR. It can also trigger a transmit interrupt on the DSP side if the DTIE0 bit in the DCR is set. A single 8-bit read from MRR0 also updates all status information.

5.6.2 DSP-Side Registers



Note: The MDIPL bits in the Peripheral Interrupt Priority Register (IPRP) must written with a non-zero value in order to generate any of the interrupts enabled in the DCR (see page 7-7).

Table 5-17. DCR Description

	Table 5-17. DCR Des	cription					
Name	Description	Settings					
DTIE0 Bit 15	DSP Transmit Interrupt Enable 0—If DTIE0 is set, a transmit interrupt 0 request is generated when the DTE0 bit in the DSR is set. If DTIE0 bit is cleared, DTE0 is ignored and no transmit interrupt request 0 is issued.	0 = Transmit interrupt 0 request disabled (default). 1 = Enabled.					
DTIE1 Bit 14	DSP Transmit Interrupt Enable 1—If DTIE1 is set, a transmit interrupt 1 request is generated when the DTE1 bit in the DSR is set. If DTIE1 bit is cleared, DTE1 is ignored and no transmit interrupt request 1 is issued.	0 = Transmit interrupt 1 request disabled (default).1 = Enabled.					
DRIE0 Bit 13	DSP Receive Interrupt Enable 0—When DRIE0 is set, a receive interrupt request 0 is issued when the DRF0 bit in the DSR is set. When DRIE0 is cleared, DRF0 is ignored and no receive interrupt request 0 is issued.	0 = Receive interrupt 0 request disabled (default). 1 = Enabled.					
DRIE1 Bit 12	DSP Receive Interrupt Enable 1—When DRIE1 is set, a receive interrupt request 1 is issued when the DRF1 bit in the DSR is set. When DRIE1 is cleared, DRF1 is ignored and no receive interrupt request 1 is issued.	0 = Receive interrupt 1 request disabled (default). 1 = Enabled.					
MCIE Bit 8	MCU Command Interrupt Enable—If this bit is set, the MCP bit in the DSR is set, and the MNMI bit in the MCVR is clear, a maskable command interrupt is issued. If MNMI is set, MCIE is ignored. In this case, if the MCP bit in the DSR is set, a non-maskable interrupt is issued.	0 = Maskable interrupts disabled (default).1 = Maskable interrupts enabled.					
DMF[2:0] Bits 2–0	DSP-to-MCU Flags —General-purpose flag bits that ar in the MSR.	re reflected on the MCU side in the MF[2:0] bits					




Table 5-18. DSR Description									
Name	Type ¹	Description	Settings						
DTE0 Bit 15	R	DSP Transmit Register 0 Empty—Indicates if the MCU has read the most recent transmission to MRR0. This bit is subject to DSP pipeline restrictions (See Table 5-6 on page 5-15.)	0 = Last transmission to MRR0 has not been read 1 = Last transmission to MRR0 has been read (default).						
DTE1 Bit 14	R	DSP Transmit Register 1 Empty—Indicates if the MCU has read the most recent transmission to MRR1. This bit is subject to DSP pipeline restrictions. (See Table 5-6 on page 5-15.)	0 = Last transmission to MRR1 has not been read 1 = Last transmission to MRR1 has been read (default).						
DRF0 Bit 13	R	DSP Receive Register 0 Full—Set when the MCU writes to MTR0, indicating to the DSP that the reflected data is available in DRR0. DRF0 is cleared when the DSP reads DRR0.	0 = Latest DRR0 data has been read (default). 1 = New data in DRR0.						
DRF1 Bit 12	R	DSP Receive Register 1 Full—Set when the MCU writes to MTR1, indicating to the DSP that the reflected data is available in DRR1. DRF1 is cleared when the DSP reads DRR1.	0 = Latest DRR1 data has been read (default). 1 = New data in DRR1.						
DGIR0 Bit 11	R/1S	DSP General Interrupt Request 0—Setting this bit generates an interrupt request to the MCU if the MGIE0 bit in the MCR is set. It is reflected in the MGIP0 bit in the MSR. It is cleared when the MCU clears MGIP0, indicating to the DSP that the MCU has serviced the interrupt.	0 = No interrupt request 0 (default). 1 = DSP has issued interrupt request 0.						
DGIR1 Bit 10	R/1S	DSP General Interrupt Request 1—Setting this bit generates an interrupt request to the MCU if the MGIE1 bit in the MCR is set. It is reflected in the MGIP1 bit in the MSR. It is cleared when the MCU clears MGIP1, indicating to the DSP that the MCU has serviced the interrupt.	0 = No interrupt request 1 (default).1 = DSP has issued interrupt request 1.						
DTIC Bit 9	18	DSP Protocol Timer Interrupt Clear—Used by service routine to clear the interrupt. Writing "1" thus deasserting IRQD (and IRQA, which is wir receive another interrupt. DTIC always reads zero	to this bit clears the MTIR bit in the MSR, e-or'd to IRQD) and enabling MTIR to						
MCP Bit 8	R	MCU Command Pending—Set when the MC bit in the MCVR is set (page 5-18); cleared when the interrupt generated by setting MC is serviced.	 0 = No outstanding DSP command interrupt (default). 1 = DSP command interrupt has been issued and has not been serviced. 						

Freescale Semiconductor, Inc.

MDI Registers

Table 5-18. DSR Description (Continued)

		Table 3-10. Don Description	, T
Name	Type ¹	Description	Settings
DWSC Bit 7	1S	DSP Wake from STOP and Interrupt Clear—general interrupt (IRQC) service routine to clear DWS bit in the MSR, thus de-asserting IRQC (a another interrupt.	the interrupt. Writing "1" to this bit clears the
MPM[1:0] Bits 6–5	R	MCU Power Mode—Reflect the MCU power mode.	00 = STOP 01 = WAIT 10 = DOZE 11 = Normal
DEP Bit 4	R	DSP-Side Event Pending—Set when the DSP sends an event update request to the MCU side. Cleared when the event update acknowledge has been received. An "event" is any hardware message that should be reflected in the MSR on the MCU-side (e.g., "transmit register 0 written"). Software should poll DEP until it is cleared before entering STOP mode. Reading the DSR to check the DEP bit should be the last MDI access before entering STOP, otherwise the DEP can be set as a result of that additional action. Allow three NOPs (or their equivalent timing) after an instruction that sets an event before DEP is updated to accommodate pipeline effects. Proper verification of DEP value can prevent loss of shared memory accesses and failure to inform the MCU side of events while the DSP is in STOP mode.	0 = Last event update request to MCU has been acknowledged (default). 1 = Event update request to MCU pending.
DF[2:0] Bits 2–0	R	MCU Flags—Reflect the MDF[2:0] bits in the MSR.	0 = Corresponding MDF bit cleared. 1 = Corresponding MDF bit set.

1. R = Read only.
1S = Write 1 only (write with 0 ignored).
R/1S Read; write 1 only (write with 0 ignored)




Table 5-19. DTR1 Description

DTR1 is a 16-bit write-only register. Data written to DTR1 is reflected on the MCU side in MRR1. DTR1 and MRR1 are not double buffered. Writing to DTR1 overwrites the data in MRR1, clears the DTE1 bit in the DSR, and sets the MRF1 bit in the MSR. It can also trigger a receive interrupt on the MCU side if the MRIE1 bit in the MCR is set.

DTR	0		DSP Transmit Register 0 X:\$FF8I										FF8D			
	BIT 15 14 13 12 11 10 9 8 7 6 5 4 3 2									1	BIT 0					
		Transmitted data from MCU to DSP														
DECE	-															

Table 5-20. DTR0 Description

DTR0 is a 16-bit write-only register. Data written to DTR0 is reflected on the MCU side in MRR0. DTR0 and MRR0 are not double buffered. Writing to DTR0 overwrites the data in MRR0, clears the DTE0 bit in the DSR, and sets the MRF0 bit in the MSR. It can also trigger a receive interrupt on the MCU side if the MRIE0 bit in the MCR is set.

DRR	1		DSP Receive Register 1											X:\$FF8E		
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
		Transmitted data from DSP to DSP														
RESET									_							

Table 5-21. DRR1 Description

DRR1 is a 16-bit read-only register that reflects the data written on the MCU side to MTR1. Reading DRR1 clears the DRF1 bit in the DSR, sets the DTE1 bit in the MSR, and can trigger a transmit interrupt on the MCU side if the MTIE1 bit in the MCR is set.




Table 5-22. DRR0 Description

DRR0 is a 16-bit read-only register that reflects the data written on the MCU side to MTR0. Reading DRR0 clears the DRF0 bit in the DSR, sets the DTE0 bit in the MSR, and can trigger a transmit interrupt on the MCU side if the MTIE0 bit in the MCR is set.



MDI Registers



Chapter 6 External Interface Module

The EIM provides signals and logic to connect memory and other external devices to the DSP56654. EIM features include the following:

- 22-bit external address bus and 16-bit external data bus
- Six chip selects for external devices, each of which provides
 - A 4-Mbyte range
 - Programmable wait state generator
 - Selectable protection
 - Programmable data port size
 - General output signal if not used as a chip select
- External or internal boot ROM device selection
- Bus watchdog counter for all bus cycles
- External monitoring of internal bus cycles

Figure 6-1 shows a block diagram of the EIM.




Figure 6-1. EIM Block Diagram

NP

Freescale Semiconductor, Inc.

Figure 6-2 shows an example of an EIM interface to memory and peripherals.




Figure 6-2. Example EIM Interface to Memory and Peripherals



6.1 EIM Signals

The EIM signal descriptions in Section 2.4, "External Interface Module," are repeated and expanded in Table 6-1 for convenience.

Table 6-1. EIM Signal Description

Signal Name	Туре	Reset State	Signal Description
A0-A21	Output	Driven low	Address bus—These signals specify the address for external memory accesses. If there is no external bus activity, A0–A21 remain at their previous values to reduce power consumption.
D0-D15	Input/ Output	Input	Data bus —These signals provide the bidirectional data bus for external memory accesses. They remain in their previous logic state when there is no external bus activity to reduce power consumption.
R/W	Output	Driven high	Read/write—This signal indicates the bus access type. A high signal indicates a bus read. A low signal indicates a write to the bus. This signal can also be used as a memory write enable (WE) signal. When accessing a peripheral chip, the signal acts as a read/write.
EB0	Output	Driven high	Enable byte 0 —When driven low, this signal indicates access to data byte 0 (D8–D15) during a read or write cycle. This pin may also act as a write byte enable, if so programmed.
EB1	Output	Driven high	Enable byte 1—When driven low, this signal indicates access to data byte 1 (D0–D7) during a read or write cycle. This pin may also act as a write byte enable, if so programmed.
ŌĒ	Output	Driven high	Output Enable—When driven low, this signal indicates that the current bus access is a read cycle and enables slave devices to drive the data bus with a read.
MOD	Input	Input	Mode Select—This signal selects the MCU boot mode during hardware reset. It should be driven at least four CKIL clock cycles before RESET_OUT is deasserted. MOD driven high—MCU fetches the first word from internal MCU ROM. MOD driven low—MCU fetches the first word from the external memory (CS0).
CS0	Output	Chip-driven	Chip select 0—This signal is asserted low based on the decode of the internal address bus bits A[31:24] and the state of the MOD pin at reset. It is often used as the external flash memory chip select. After reset, CS0 access has a default of 15 wait states and a port size of 16 bits.
CS1-CS4	Output	Driven high	Chip selects 1–4—These signals are asserted low based on the decode of the internal address bus bits A[31:24] of the access address. When not configured as chip selects, these signals become general purpose outputs (GPOs). After reset, these signals are GPOs that are driven high.
CS5	Output	Driven low	Chip select 5—This signal is asserted high based on the decode of the internal address bus bits A[31:24] of the access address. When not configured as a chip select, this signal functions as a GPO. After reset, this signal is a GPO that is driven low.



Each of the six chip select signals corresponds to a 16-Mbyte block in the MCU address space. Note that only 22 address lines are available, so only the first four Mbytes in each chip select space can be addressed. An access above the 4-Mbyte limit modulo-wraps back into the addressable space and is not recommended. Table 6-2 lists the allocated and addressable ranges for each chip select.

Table 6-2. Chip Select Address Range

Chip Select	A[31:24]	Allocated Memory Space (16 Mbytes)	Addressable Range (4 Mbytes)
CS0	01000000	\$4000_0000-\$40FF_FFFF	\$4000_0000-\$403F_FFFF
CS1	01000001	\$4100_0000-\$41FF_FFFF	\$4100_0000-\$413F_FFFF
CS2	01000010	\$4200_0000-\$42FF_FFFF	\$4200_0000-\$423F_FFFF
CS3	01000011	\$4300_0000-\$43FF_FFFF	\$4300_0000-\$433F_FFFF
CS4	01000100	\$4400_0000-\$44FF_FFFF	\$4400_0000-\$443F_FFFF
CS5	01000101	\$4500_0000-\$45FF_FFFF	\$4500_0000-\$453F_FFFF

6.3 EIM Features

This section discusses the following features of the EIM:

- Configurable bus sizing
- External boot ROM control
- Bus watchdog operation
- Error condition reporting
- External display of internal bus activity
- Emulation Port
- General-purpose outputs

6.3.1 Configurable Bus Sizing

The EIM supports byte, halfword, and word operands, allowing access to 8- and 16-bit ports. It does not support misaligned transfers. The port size for each chip select is programmed through the DSZ[1:0] bits in the associated CS control register. In addition, the portion of the data bus used for transfer to or from an 8-bit port is programmable via



the same bits. An 8-bit port can reside on external data bus bits D[15:8] or D[7:0]. Connecting 8-bit devices to D[15:8] reduces the load on the lower data lines.

A word access to or from an 8-bit port requires four bus cycles to complete. A word access to or from a 16-bit port requires two bus cycles to complete. A halfword access to or from an 8-bit port requires two bus cycles to complete. In a multi-cycle transfer, the lower two address bits (A[1:0]) are incremented appropriately.

The EIM contains a data multiplexer that routes the four bytes of the MCU interface data bus to their required positions for proper interface to memory and peripherals.

Table 6-3 summarizes the possible transfer sizes, alignments, and port widths as well as the SIZ1–SIZ0 signals, A1–A0 signals, and DSZ[1:0] bits used to generate them.

6.3.2 External Boot ROM Control

The MOD input signal is used to specify the location of the boot ROM device during hardware reset. If an external boot ROM is used instead of the internal ROM, the $\overline{\text{CSO}}$ output can be used to select the external ROM coming out of reset.

If MOD is driven low at least four CKIL clock cycles before RESET_OUT deassertion, the internal MCU ROM is disabled and \overline{CSO} is asserted for the first MCU cycle. The MCU fetches the reset vector from address \$0 of the \overline{CSO} memory space, which is located at the absolute address \$4000_0000 in the MCU address space. The internal MCU ROM is disabled for the first MCU cycle only and is available for subsequent accesses. Out of Reset, \overline{CSO} is configured for 15 wait states and a 16-bit port size. If MOD is driven high at least four CKIL clock cycles before $\overline{RESET_OUT}$ deassertion, the internal ROM is enabled and the MCU fetches the reset vector from internal ROM at address \$0000_0000.

6.3.3 Bus Watchdog Operation

The EIM contains a bus watchdog timer that monitors the length of all request accesses from the MCU. If an access does not terminate (i.e., the bus watchdog timer does not receive an internal Transfer Acknowledge (TA) signal or Transfer Error Acknowledge (TEA) signal) within 128 clock cycles of being initiated, the bus watchdog timer expires and forces the access to be terminated by negating the Chip Select output and any control signals that were asserted during the access. The bus watchdog timer then asserts a TEA signal back to the MCU, resulting in an access error exception. The bus watchdog timer is automatically reset after the termination of each access. If for some reason an internal MCU peripheral does not terminate its access to the MCU, or if the MCU accesses an unmapped location, the bus watchdog times out and prevents the MCU from locking up.



	Port Port 1								
Transfer	:	Signal E	ncoding		Width	Ac	tive Interface	Bus Section	ns ¹
size	SIZ1	SIZ0	A1	Α0	DSZ[1:0]	Internal D[31:24]	Internal D[23:16]	Internal D[15:8]	Internal D[7:0]
Byte	0	1	0	0	00	D[15:8]	_	_	_
					01	D[7:0]	_	_	_
					10	D[15:8]	_	_	_
			0	1	00	_	D[15:8]	_	_
					01	_	D[7:0]	_	_
					10	_	D[7:0]	_	_
			1	0	00	_	_	D[15:8]	_
					01	_	_	D[7:0]	_
					10	_	_	D[15:8]	_
			1	1	00	_	_	_	D[15:8]
					01	1	_	_	D[7:0]
					10		_	_	D[7:0]
Halfword	1	0	0	х	00	D[15:8]	D[15:8]	_	_
					01	D[7:0]	D[7:0]	_	_
					10	D[15:8]	D[7:0]		_
			1	х	00		_	D[15:8]	D[15:8]
					01	_	_	D[7:0]	D[7:0]
					10	_	_	D[15:8]	D[7:0]
Word	0	0	х	х	00	D[15:8]	D[15:8]	D[15:8]	D[15:8]
					01	D[7:0]	D[7:0]	D[7:0]	D[7:0]
					10	D[15:8]	D[7:0]	D[15:8]	D[7:0]

^{1.} Bytes labeled with a dash are not required. They are ignored on read transfers and driven with undefined data on write transfers.



6.3.4 Error Conditions

The following conditions cause a Transfer Error Acknowledge ($\overline{\text{TEA}}$) to be asserted to the MCU:

- An access to a disabled chip-select (i.e., an access to a mapped chip-select address space where the CSEN bit in the corresponding CS control register is clear).
- A write access to a write-protected chip-select address space (i.e.,. the WP bit in the corresponding CS control register is set).
- A user access to a supervisor-protected chip-select address space (i.e., the SP bit in the corresponding CS control register is set).
- A bus watchdog time-out when an access does not terminate within 128 clocks of being initiated.
- A user access to a supervisor-protected internal ROM, RAM, or peripheral space (i.e., the corresponding SP bit in the EIM Configuration register is set).

6.3.5 Displaying the Internal Bus (Show Cycles)

Although the MCU can transfer data between internal modules without using the external bus, it may be useful to display an internal bus cycle on the external bus for debugging purposes. Such external bus cycles, called show cycles, are enabled by the SHEN[1:0] bits in the EIM Configuration Register (EIMCR).

When show cycles are enabled, the EIM drives the internal address bus A[21:0] onto the external address bus pins A21–A0. In addition, the internal data bus D[31:16] or D[15:0] is driven onto the external data bus pins D15–D0 according to the HDB bit in the EIMCR.

6.3.6 Programmable Output Generation

Any chip select signal except \overline{CSO} can be used as general-purpose output by clearing the CSEN bit in the corresponding CS control register. (When the CSEN bit in the CSO register is cleared, \overline{CSO} is inactive.)



6.3.7 Emulation Port

The DSP56654 provides a six-pin Emulation Port for debugging to provide information about the data size and pipeline status of the current bus cycle. The SIZ[1:0] pins indicate the data size using the encoding shown in Table 6-4. The PSTAT[3:0] pins provide pipeline information as shown in Table 6-5. The Emulation Port is enabled by the EPEN bit in the EIMCR and serve as GPIO pins if the port is not enabled.

Table 6-4. SIZ[1:0] Encoding

		<u> </u>
SIZ1	SIZ0	Transfer Size
0	0	Word (32 bits)
0	1	Byte (8 bits)
1	0	Halfword (16 bits)
1	1	Reserved

Table 6-5. PSTAT[3:0] Encoding

	Table 6-5. PSTAT[3:0] Encoding										
PSTAT3	PSTAT2	PSTAT1	PSTAT0	Internal Processor Status							
0	0	0	0	Execution Stalled							
0	0	0	1	Execution Stalled							
0	0	1	0	Execute Exception							
0	0	1	1	Reserved							
0	1	0	0	Processor in Stop, Wait, or Doze mode							
0	1	0	1	Execution Stalled							
0	1	1	0	Processor in Debug Mode							
0	1	1	1	Reserved							
1	0	0	0	Launch instruction ¹							
1	0	0	1	Launch Idm, stm, Idq, stq							
1	0	1	0	Launch Hardware Accelerator instruction							
1	0	1	1	Launch Irw							
1	1	0	0	Launch change of Program Flow instruction							
1	1	0	1	Launch rte or rfi							
1	1	1	0	Reserved							
1	1	1	1	Launch jmpi or jsri							

^{1.} Except rte, rfi, ldm, stm, ldq, stq, lrw, hardware accelerator, or change of flow instructions



6.4 EIM Registers

CSCF	₹0				Cł	nip S	elect	t 0 C	ontro	ol Re	giste	r			\$00	20_	1000
CSCF	₹1				Ch	nip S	elect	1 C	ontro	ol Re	giste	r			\$00	20_	1004
CSCF	R2				Ch	nip S	elect	2 C	ontro	ol Re	giste	r			\$00	20_	1008
CSCF	₹3				Ch	nip S	elect	3 C	ontro	ol Re	giste	r			\$00	20 _1	100C
CSCF	₹4				Ch	nip S	elect	4 C	ontro	ol Re	giste	r			\$00	20_	1010
CSCF	₹5				Cł	nip S	elect	5 C	ontro	ol Re	giste	r			\$00	20_	1014
	31–16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
			WSC	2[3:0]		wws	EDC	CSA	OEA	WEN	EBC	DSZ	[1:0]	SP	WP	PA	CSEN

_																	
[WSC	[3:0]		wws	EDC	CSA	OEA	WEN	EBC	DSZ	[1:0]	SP	WP	PA	CSEN
RESET	CS0	1	1	1	1	1	0	0	0	0	1	1	0	0	0		1
	CS1	_	_	_	_	_	_	_	_	_	_	_	_	_	_	1	0
	CS2	_	_	_	_	_	_	_	_	_	_	_	_	_	_	1	0
	CS3	_	_	_	_	_	_	_	_	_	_	_	_	_	_	1	0
	CS4	_	_	_	_	_	_	_	_	_	_	_	_	_	_	1	0
	CSE															0	0

Table 6-6. CSCRn Description

Name	Description		•	5	Settings		
WSC[3:0] Bits15-12	Wait State Control Bits—Determine the number of wait states for an access to the external device connected to the Chip Select. When WWS is	,					
	cleared, setting WSC[3:0] = 0000 results in			Nur	nber of	Wait St	ates
	one-clock transfers, WSC[3:0] = 0001 results in two-clock transfers, and WSC[3:0] = 1111 results in		WSC [3:0]	ww:	S = 0	ww	S = 1
	16-clock transfers. When WSC[3:0] = 0000, the			Read	Write	Read	Write
	WEN, OEA, and CSA bits are ignored.		0000	0	0	0	1
			0001	1	1	1	2
			0010	2	2	2	3
			:	:	:	:	:
			1101	13	13	13	14
			1110	14	14	14	15
			1111	15	15	15	15
wws Bit 11	Write Wait State—Specifies whether an additional wait state is inserted for write cycles. When WWS is set, an additional wait state is inserted for write cycles (unless WSC[3:0] = 1111, which results in a 16- clock cycle write time, regardless of the WWS bit). Read cycles are not affected. When this bit is cleared, reads and writes are of the same length. Setting this bit is useful for writing to slower memories (such as Flash memories) that require additional data setup time.		= Reads = Writes (excep		addition	nal wait :	state



EIM Registers

Table 6-6. CSCRn Description (Continued)

Name	Description	Settings
EDC Bit 10	Extra Dead Cycle—When set, inserts an idle cycle after a read cycle for back-to-back external transfers, unless the next cycle is a read cycle to the same CS bank to eliminate data bus contention. This is useful for slow memory and peripherals that have long CS or OE to output data tri-state times.	0 = Back-to-back external transfers occur normally. 1 = Extra idle cycle inserted in back-to-back external transfers unless the next cycle is a read cycle to the same CS.
CSA Bit 9	Chip Select Assert—When CSA is set, Chip Select is asserted one clock cycle later during both read and write cycles, and an idle cycle is inserted between back-to-back external transfers. Useful for devices that require additional address setup time and address/data hold times. If WSC[3:0] = 0000, the CSA bit is ignored.	 0 = Chip Select asserted normally (i.e., as early as possible); no idle cycle inserted. 1 = Chip Select asserted one cycle later; idle cycle inserted in back-to-back external transfers.
OEA Bit 8	OE Assert—When OEA is set, \overline{OE} is asserted one half-clock later during a read to the CS's address space. Cycle length is not affected, and write cycles are not affected. If WSC[3:0] = 0000, OEA is ignored and \overline{OE} is asserted for half a clock only. If \overline{EBC} in the corresponding register is cleared, the $\overline{EBO-1}$ outputs are similarly affected.	0 = OE asserted normally (i.e., as early as possible). 1 = OE asserted one half cycle later during a read.
WEN Bit 7	Write EB Negate—When WEN is set, EB0-1 are negated one half-clock earlier during a write to the CS's address space. Cycle length is not affected, and read cycles are not affected. If WSC[3:0] = 0000, WEN is ignored and is EB0-1 are asserted for half a clock only. WEN is useful for meeting data hold time requirements for slow memories.	0 = EB0-1 negated normally (i.e., as late as possible). 1 = EB0-1 negated one half cycle earlier during a write.
EBC Bit 6	Enable Byte Control—When EBC is set, only write accesses assert the EB0–1 outputs, thus configuring them as byte write enables. EBC should be set for accesses to dual x8 memories.	0 = EB0-1 asserted for both reads and writes. 1 = EB0-1 asserted for writes only.
DSZ[1:0] Bits 5–4	Data Port Size—These bits define the width of the device data port.	00 = 8-bit port on D[15:8] pins. 01 = 8-bit port on D[7:0] pins. 10 = 16-bit port on D[15:0] pins. 11 = Reserved.
SP Bit 3	Supervisor Protect—Prohibits User Mode accesses to the CS address space. When SP is set, a read or write to the CS space while in User Mode generates a TEA error and the CS signal is not asserted.	0 = User Mode access allowed. 1 = User Mode access prohibited.
WP Bit 2	Write Protect—Prohibits writes to the CS address space. When WP is set, a write attempt to the CS space generates a TEA error and the CS signal is not asserted.	0 = Writes allowed. 1 = Writes prohibited.



Table 6-6. CSCRn Description (Continued)

Name	Description	Settings				
PA Bit 1	Pin Assert—Controls the Chip Select pin when it is operating as a general-purpose output (i.e., the CSEN bit is cleared). This bit is ignored if the CSEN bit is set. Note that Chip Select 0 does not have a PA bit.	0 = CS pin at logic low. 1 = CS pin at logic high.				
CSEN Bit 0	Chip Select Enable—When CSEN is set, the CS pin is asserted during an access to its address space. When CSEN is cleared, the CS pin is a GPO (except CSO, which is disabled), and an access to the CS address space generates a TEA error and the CS pin is not asserted.	0 = CS0 pin disabled CS1–5 pins are GPO 1 = CS pin enabled.				

EIM Registers




Table 6-7. EIMCR Description								
Name	Description	Settings						
EPEN Bit 6	Emulation Port Enable —Controls the functions of the Emulation Port pins, SIZ[1:0] and PSTAT[3:0].	0 = Pins function as GPIO (default). 1 = Emulation Port drives the pins with the MCU SIZ[1:0] and PSTAT[3:0] signals.						
SPIPER Bit 5	Supervisor Protect Internal Peripheral— Prohibits User Mode access to all internal peripheral space. When SPIPER is set, a read or write to the internal peripheral space while in User Mode generates a TEA error. This bit does not affect CSCR0–5 or EIMCR, which can only be accessed in supervisor mode.	 0 = User Mode access to internal peripherals allowed. 1 = User Mode access to internal peripherals prohibited (default). 						
SPRAM Bit 4	Supervisor Protect Internal RAM—Prohibits User Mode access to internal RAM. When SPRAM is set, a read or write to the internal RAM while in User Mode generates a TEA error.	0 = User Mode access to internal RAM allowed. 1 = User Mode access to internal RAM prohibited (default).						
SPROM Bit 3	Supervisor Protect Internal ROM—Prohibits User Mode access to internal ROM. When SPROM is set, a read or write to the internal ROM while in User Mode generates a TEA error.	0 = User Mode access to internal ROM allowed. 1 = User Mode access to internal ROM prohibited (default).						
HDB Bit 2	High Data Bus—selects the internal halfword to be placed on the external data bus during a Show Cycle. This bit is ignored when SHEN[1:0] are cleared.	0 = Lower halfword (D[15:0]) (default). 1 = Upper halfword (D[31:16]).						
SHEN[1:0] Bits 1–0	Show Cycle Enable—These bits enable the internal buses to be reflected on the external buses during accesses to internal RAM, ROM, or peripherals. They can also delay internal termination to the MCU during idle cycles caused by EDC or CSA being set (page 6-10). This ensures that all internal transfers can be externally monitored, although this setting can impact performance.	00 = Show cycles disabled (default). 01 = Show cycles enabled. Internal termination to the MCU during idle cycles caused by EDC or CSA being set is not delayed, and internal transfers that occur during these EDA/CSA idle cycles will not be visible externally. 10 = Show cycles enabled. Internal termination to the MCU during idle cycles caused by EDC or CSA being set is delayed by one cycle. This ensures that all internal transfers can be externally monitored, at the expense of performance. 11 = Reserved.						

For More Information On This Product, Go to: www.freescale.com






Table 6-8. EMDDR Description

Name	Description	Settings			
EMDD[15:6] Bits 15–6	Emulation Port Data Direction[15:6]—determines whether each pin functions as an input or an output when the X-Y Data Visibility Port is disabled and the associated pins function as GPIO.	0 = Input (default) 1 = Output			
EMDD[5:0] Bits 5–0	Emulation Port Data Direction[5:0]—determines whether each pin functions as an input or an output when the Emulation Port is disabled and the associated pins function as GPIO.	0 = Input (default) 1 = Output			

EMD	R	Emulation Port Data Register										;	\$0020_C80			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
						[15:6] [15:6])					EMD5 (PSTAT3)	EMD4 (PSTAT2)	EMD3 (PSTAT1)	EMD2 (PSTAT0)	EMD1 (SIZ1)	EMD0 (SIZ0)
RESET	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_

Table 6-9. EMDR Description

Name	Description
EMD[15:6] Bits 5–0 EMD[5:0] Bits 5–0	Emulation Port GPIO Data [15:0]—Each of these bits contains data for the corresponding X-Y Data Visibility Port pin if the port is configured as GPIO. Emulation Port GPIO Data [5:0]—Each of these bits contains data for the corresponding Emulation Port pin if the port is configured as GPIO.
	Writes to EMDR are stored in an internal latch, and driven on any port pin configured as an output. Reads of this register return the value sensed on input pins and the latched data driven on outputs.



EIM Registers



Chapter 7 Interrupts

This section describes both the MCU and DSP interrupt controllers, including the various interrupt and exception sources and how they are configured and prioritized. The Edge I/O port, which provides eight pins for external MCU interrupts, is also described.

7.1 MCU Interrupt Controller

The MCU interrupt controller combines the speed of a highly microcoded architecture with the flexibility of polling techniques commonly employed in RISC designs. The result is a centralized mechanism that permits polling and prioritizing of the 32 interrupt sources with minimal software overhead. This mechanism includes the following features:

- **Find-First-One instruction.** This instruction provides a fast mechanism to prioritize pending interrupt requests. It scans the contents of a register and reports the position of the most significant set bit.
- **Highest priority status.** Any interrupt can be configured as the highest priority, in which case it is assigned a vectored interrupt. Directly-vectored interrupts can be serviced with fewer instructions than autovectored interrupts, because polling to determine the interrupt's source is not required. For more information refer to the *M*•*CORE Reference Manual*.
- Alternate register set. The MCU provides an alternate register set for interrupts, including general registers, status register and program counter, eliminating the need to save program context to the stack.
- **Fast interrupts.** Critical interrupts can be processed using separate, dedicated program counter and status shadow registers not used by the other interrupts. Any source can be programmed to generate a normal or fast interrupt.
- Individual enable bits. Each interrupt source is individually configured.



7.1.1 Functional Overview

The MCU interrupt controller is comprised of six registers:

- ISR—The Interrupt Source Register reflects the current state of all interrupt sources within the chip.
- NIER—The Normal Interrupt Enable Register provides a centralized place to enable/disable interrupt requests and to assign interrupt sources to a normal interrupt.
- NIPR—The Normal Interrupt Pending Register reflects the current state of all pending non-masked normal interrupt requests.
- FIER—The Fast Interrupt Enable Register provides a centralized place to enable/disable interrupt requests and to assign interrupt sources to a fast interrupt.
- FIPR—The Fast Interrupt Pending register reflects the current state of all pending non-masked fast interrupt requests.
- ICR—The Interrupt Control Register selects the highest priority interrupt and its vector.

Figure 7-1 is a block diagram of the MCU interrupt controller.




Figure 7-1. MCU Interrupt Controller



7.1.2 Exception Priority

The MCU core imposes the following priority (from highest to lowest) among the various exceptions:

- Hardware Reset
- Software Reset
- Hardware Breakpoint
- Fast Interrupt
- Normal Interrupt
- Instruction Generated Exceptions
- Trace

The interrupt controller registers prioritize the peripheral interrupts by designating each request as either an autovectored normal interrupt, autovectored fast interrupt, or vectored fast interrupt. Figure 7-2 illustrates the priority mechanism in flowchart format.




Figure 7-2. Hardware Priority Flowchart



7.1.3 Enabling MCU Interrupt Sources

MCU Interrupt Controller

Three steps are required to enable MCU interrupt sources:

1. Assign each interrupt to either normal or fast processing, and set the appropriate bits in the NIER or FIER.

Each interrupt source can be assigned to either of two interrupt request inputs, normal or fast. Fast requests are serviced before normal requests; there is no difference in latency. The choice of interrupt request for each source depends on several factors driven by the end application, including:

- Rate of service requests
- Latency requirements
- Access to the alternate register bank
- Length of service routine
- Total number of interrupt sources in the system

Each interrupt source is enabled as a normal or fast interrupt by setting the appropriate bit in either the NIER or FIER. The enable bit should not be set in both registers simultaneously or both a normal and fast interrupt request will be generated.

- 2. Enable interrupts in the core by setting the following bits in the M•CORE Program Status Register:
 - Exception Enable (EE)
 - Interrupt Enable (IE)
 - Fast Interrupt Enable (FE)

Refer to the *M•CORE Reference Manual* for more information on this register.

Steps 1 and 2 are normally done once during system initialization.

3. For each source from which interrupts are to be used, program the appropriate peripheral registers to generate interrupt requests.



7.1.4 Interrupt Sources

Table 7-1 lists each MCU interrupt source, the ISR bit that indicates when the interrupt is asserted, and a page reference to the register that enables the interrupt. Several interrupt sources are logically ORed because there are more sources than there are inputs to the interrupt controller. In these cases, the peripheral's status register must be queried to determine the source of the interrupt within the peripheral.

Table 7-1. MCU Interrupt Sources

		Table	7-1. N	ICU Interrupt Sources		
Interrupt Source	Remarks		Bit & No.	Source(s)	Where Enabled	Page
MDI ¹	6 ORed	MDI	23	MCU Transmit Interrupt 0, 1 MCU Receive Interrupt 0, 1 MCU General Interrupt 0, 1	MCR	5-19
Edge I/O port ^{1,2}	8 separate	INT7- INT0	12–5	INT7-INT0 Pin Asserted	_	
QSPIA, QSPIB	4 ORed (each)	QSPIA QSPIB	24 19	QSPI HALT Command QSPI Trigger Collision QSPI Queue Pointer Wraparound	SPCR	8-14
				End of Transfer	QSPI Control RAM	8-23
PIT	1 separate	PIT	16	Periodic Interrupt Timer = 0	PITCSR	9-3
GPT	8 ORed	TPW	17	PWM Count Rollover GP Timer Count Overflow PWM Output Compare Input Capture 1, 2, 4 Output Compare 1, 3	TPWIR	9-16
Protocol Timer	3 separate + 5 ORed	PT2- PT0	28–26	PT Events mcu_int 2, 1, 0	PTIER	10-20
		PTM	25	PT Error PT HALT Command PT Reference Slot Counter = 0 PT Channel Frame Counter = 0 PT Channel Time Interval Counter = 0		
UARTA, UARTB	2 separate + 2 ORed	URXA URXB	31 21	UART Receiver Ready	UCR1	11-12
	(each)	UTXA UTXB	29 20	UART Transmitter Ready UART Transmitter Empty		
		URTSA URTSB	13 4	RTS Pin State Change		
SmartCard	1 separate +	SMPC	30	SIM Sense Change	SCPIER	12-13
	4 ORed	SCP	22	SCP Transmit Complete SCP Receive FIFO Not Empty SCP Receive FIFO Full SCP Receive Error		
Keypad Interface	1 separate	KPD	14	KPD Key Closure	KPCR	13-5
Software	3 separate	S2-S0	2–0	Software Interrupts 2, 1, 0	_	•

^{1.} The MDI and Edge I/O interrupts are asynchronous. All other interrupts are synchronous.

^{2.} The Edge I/O interrupts can be edge- or level-sensitive. All other interrupts are level-sensitive only.



7.1.5 MCU Interrupt Registers

Note: All Interrupt Controller registers require full 32-bit accesses.

ISR	Interrupt Source Register											\$00	20_	0000		
	BIT 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	BIT 16
	URXA	SMPC	UTXA	PT2	PT1	PT0	PTM	QSPIA	MDI	SCP	URXB	UTXB	QSPIB		TPW	PIT
RESET ¹	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
		KPD	URTSA	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0	URTSE	3	S2	S1	S0
RESET ¹	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1


^{1.} The state of each defined bit out of reset is determined by the interrupt request input of the associated peripheral; normally, the request is inactive.


The ISR is a read-only register that reflects the status of all interrupt request inputs to the interrupt controller. The requests are synchronized so that reading the ISR always returns a stable value. All unused bits always read as 0, except for S[2:0], which always read as 1. Writes to this register have no effect.

Table 7-2. ISR Description

Table 7-2. ISK Description								
Name	Bit(s)	Interrupt Source	Setting					
URXA	31	UART A Receiver Ready	0 = No interrupt request. 1 = Interrupt request pending.					
SMPC	30	SIM Position Change						
UTXA	29	UARTA Transmitter (2 ORed)						
PT2-0	28–26	Protocol Timer 2–0						
PTM	25	Protocol Timer (5 ORed)						
QSPIA	24	QSPI A(4 ORed)						
MDI	23	MDI (6 ORed)						
SCP	22	SCP (3 ORed)						
URXB	21	UART B Receiver Ready						
UTXB	20	UART B Transmitter (2 ORed)						
QSPIB	19	QSPI B(4 ORed)						
TPW	17	Timer/PWM (8 ORed)						
PIT	16	PIT						
KPD	14	Keypad Interface						
URTSA	13	UART A RTS						
INT7-0	12–5	External Interrupt 7–0						
URTSB	4	UART B RTS						
S2-0	2–0	Software Interrupt 2–0						

reescale Semiconductor, Inc.





The NIER is used to enable pending interrupt requests to the core. Each defined bit in this register corresponds to an MCU interrupt source. If an interrupt is asserted and the corresponding NIER bit is set, the interrupt controller asserts a normal interrupt request to the core. If the corresponding NIER bit is cleared (i.e., if the interrupt is masked), the interrupt is not passed to the core and does not affect the high priority interrupt circuit. All interrupts are masked out of reset.

Register bits corresponding to unused interrupts may be read and written but have no affect on interrupt controller operation. Only word writes update the NIER. Byte or halfword writes terminate normally but do not update the register.

The FIER works identically to the NIER, except that a fast interrupt is generated for a given request rather than a normal interrupt. Care should be taken to avoid setting the same bit position in both registers or both a normal and fast interrupt will be generated.

Freescale Semiconductor, Inc.


MCU Interrupt Controller

Freescale Semiconductor, Inc.


Table 7-3. NIER/FIER Description

		Oction :		
N:	ame	Bit(s)	Interrupt	Setting
NIER	FIER			
EURXA	EFURXA	31	UART A Receiver Ready	0 = Interrupt source masked.
ESMPC	EFSMPC	30	SCP Position Change	1 = Interrupt source enabled.
EUTXA	EFUTXA	29	UART A Transmitter	
EPT2-0	EFPT2-0	28–26	Protocol Timer 2–0	
EPTM	EFPTM	25	Protocol Timer Interrupts	
EQSPIA	EFQSPIA	24	QSPI A	
EMDI ¹	EFMDI	23	MDI	
ESCP	EFSCP	22	SCP RxD, TxD, or Error	
EURXB	EFURXB	21	UART B Receiver Ready	
EUTXB	EFUTXB	20	UART B Transmitter	
EQSPIB	EFQSPIB	19	QSPI B	
ETPW	EFTPW	17	Timer/PWM	
EPIT ¹	EFPIT	16	PIT	
EKPD ¹	EFKPD	14	Keypad Interface	
EURTSA	EFURTSA	13	UART A RTS	
EINT7-0 ¹	EFINT7-0	12–5	External Interrupt 7–0	
EURTSB	EFURTSB	4	UART B RTS	
ES2-0 ²	EFS2-0 ¹	2–0	Software Interrupts	

- 1. The MDI, PIT, Keypad, and external interrupts can wake the MCU from STOP mode when enabled.
- 2. Setting any of the software interrupt enable bits (ES2–0, NES2–0) immediately generates an interrupt to the MCU.



The NIPR is used to monitor impending normal interrupts. Writes to this register are ignored. All unused bits always read as 0, except for bits 2–0, which always read as 1.




The FIPR works in the same fashion as the NIPR to monitor fast interrupts.

Freescale Semiconductor, Inc.

Table 7-4. NIPR and FIPR Description

rable 1-4. Will Kalla Fil K Description								
Name		Bit(s)	Interrupt	Setting				
NIPR	FIPR							
NURXA	FURXA	31	UART A Receiver Ready	0 = No interrupt request.				
NSMPC	FSMPC	30	SIM Position Change	1 = Interrupt request pending.				
NUTXA	FUTXA	29	UART A Transmitter					
NPT2-0	FPT2-0	28–26	Protocol Timer 2–0					
NPTM	FPTM	25	Protocol Timer Interrupts					
NQSPIA	FQSPIA	24	QSPI A					
NMDI	FMDI	23	MDI					
NSCP	FSCP	22	SCP RxD, TxD, or Error					
NURXB	FURXB	21	UART B Receiver Ready					
NUTXB	FUTXB	20	UART B Transmitter					
NQSPIB	FQSPIB	24	QSPI B					
NTPW	FTPW	17	Timer/PWM					
NPIT	FPIT	16	PIT					
NKPD	FKPD	14	Keypad Interface					
NURTSA	FURTSA	13	UART A RTS					
NINT7-0	FINT7-0	12–5	External Interrupt 7–0					
NURTSB	FURTSB	4	UART B RTS					
NS2-0	FS2-0	2-0	Software Interrupt 2-0					



The ICR selects a fast interrupt source to elevate to the highest priority, and specifies the vector to be used to service the interrupt. Only word writes update the ICR. Byte or halfword writes terminate normally but do not update the register.

Table 7-5. ICR Description

Name	Description	Settings						
EN Bit 15	Enable Highest Priority Interrupt Hardware	0 = Priority hardware disabled (default). 1 = Priority hardware enabled.						
Bits 11-7	Source Number—Bit position of source to raise to the	ne highest priority.						
Bits 6-0	, , ,	Vector Number —Vector number to supply when highest priority interrupt is pending. Refer to the <i>M</i> •CORE Reference Manual for the appropriate vector number.						



7.2 DSP Interrupt Controller

The interrupt controller on the DSP side of the DSP56654 is based on the 56600 core. Its operation is described in Section 7.3 of the *DSP56600 Family Manual*.

7.2.1 DSP Interrupt Sources

Table 7-6 on page 7-13 lists all of the DSP interrupt sources according to their interrupt vectors. The vectors are offsets from the program address written to the Vector Base Address (VBA) register in the program control unit.

If more than one interrupt request is pending when an instruction is executed, the interrupt source with the highest priority level is serviced first. When multiple interrupt requests having the same IPL are pending, a second fixed-priority structure within that IPL determines which interrupt source is serviced. Table 7-7 shows the relative priority order of the DSP interrupts. Priority level 3 is the highest, and 0 the lowest. Level 3 vectors are non-maskable and cannot change their priority level, but all other vectors can be assigned a level of 0, 1, or 2. The table lists these vectors in their relative priority if they are assigned the same priority level.

 \overline{IRQA} — \overline{D} are wired internally as shown in Figure 7-3. \overline{IRQA} is the DSP wake from stop interrupt, and is wire-ORed to the other three interrupts because they are all intended to wake the DSP as well. \overline{IRQA} should be disabled by clearing IPRC bits 10–9.




Figure 7-3. Internal Connection of IRQA-D

Table 7-6. DSP Interrupt Sources

VBA Offset	IPL	Interrupt Source	VBA Offset	IPL	Interrupt Source					
\$00	3	Reserved	\$40	0 - 2	SAP Receive Data					
\$02	3	Stack Error	\$42	0 - 2	SAP Receive Data With Overrun Error					
\$04	3	Illegal Instruction	\$44	0 - 2	SAP Receive Last Slot					
\$06	3	Debug Request Interrupt	\$46	0 - 2	SAP Transmit Data					
\$08	3	Trap	\$48	0 - 2	SAP Transmit Data with Underrun Error					
\$0A	3	DPD Time-out Interrupt	\$4A	0 - 2	SAP Transmit Last Slot					
\$0C-\$0E	3	Reserved	\$4C	0 - 2	SAP Timer Counter Rollover					
\$10	0 - 2	ĪRQĀ ¹	\$4E	0 - 2	Reserved					
\$12	0 - 2	IRQB (DSP_IRQ)	\$50	0 - 2	BBP Receive Data					
\$14	0 - 2	IRQC (MDI)	\$52	0 - 2	BBP Receive Data With Overrun Error					
\$16	0 - 2	IRQD (Protocol Timer)	\$54	0 - 2	BBP Receive Last Slot					
\$18	0 - 2	Reserved	\$56	0 - 2	BBP Receive Frame Counter					
\$1A	0 - 2	Reserved	\$58	0 - 2	BBP Transmit Data					
\$1C	0 - 2	VIAC Processing Complete	\$5A	0 - 2	BBP Transmit Data with Underrun Error					
\$1E	0 - 2	VIAC Error	\$5C	0 - 2	BBP Transmit Last Slot					
\$20	0 - 2	Protocol Timer CVR0	\$5E	0 - 2	BBP Transmit Frame Counter					
\$22	0 - 2	Protocol Timer CVR1	\$60	0-2/3	MDI MCU default command / MCU NMI ²					
\$24	0 - 2	Protocol Timer CVR2	\$62	0 - 2	MDI Receive 0					
\$26	0 - 2	Protocol Timer CVR3	\$64	0 - 2	MDI Receive 1					
\$28	0 - 2	Protocol Timer CVR4	\$66	0 - 2	MDI Transmit 0					
\$2A	0 - 2	Protocol Timer CVR5	\$68	0 - 2	MDI Transmit 1					
\$2C	0 - 2	Protocol Timer CVR6	\$6A\$FF	0 - 2	Reserved					
\$2E	0 - 2	Protocol Timer CVR7								
\$30	0 - 2	Protocol Timer CVR8								
\$32	0 - 2	Protocol Timer CVR9								
\$34	0 - 2	Protocol Timer CVR10								
\$36	0 - 2	Protocol Timer CVR11								
\$38	0 - 2	Protocol Timer CVR12								
\$3A	0 - 2	Protocol Timer CVR13								
\$3C	0 - 2	Protocol Timer CVR14								
\$3E	0 - 2	Protocol Timer CVR15								

^{1.} IRQA should be disabled.

Any Interrupt starting address (including a reserved address) can be used for MCU NMI (IPL = 3) or the MCU command interrupt (IPL = 0-2). These interrupts are issued by setting the appropriate bits in MCVR. See Table 5-10 on page 5-18.



DSP Interrupt Controller

Table 7-7. Interrupt Source Priorities within an IPL

	Table 7-7. Interrupt Sour		
		n-maskable)	
Highest	Hardware RESET		
	Stack Error		
	Illegal Instruction		
	Debug Request Interrupt		
	Trap		
	DPD Time-out Interrupt		
Lowest	MDI MCU NMI		
	Levels 0, 1,	2 (Maskable)	
Highest	ĪRQĀ		Protocol Timer CVR2
	IRQB - from DSP_IRQ pin	1	Protocol Timer CVR3
	ĪRQC - from MDI	1	Protocol Timer CVR4
	IRQD - from Protocol Timer	1	Protocol Timer CVR5
	MDI MCU command	1	Protocol Timer CVR6
	BBP Receive Data with Overrun Error	1	Protocol Timer CVR7
	BBP Receive Data	1	Protocol Timer CVR8
	BBP Receive Last Slot	1	Protocol Timer CVR9
	BBP Receive Frame Counter	1	Protocol Timer CVR10
	BBP Transmit Data with Underrun Error	1	Protocol Timer CVR11
	BBP Transmit Last Slot	1	Protocol Timer CVR12
	BBP Transmit Data	1	Protocol Timer CVR13
	BBP Transmit Frame Counter	1	Protocol Timer CVR14
	SAP Receive Data with Overrun Error	1	Protocol Timer CVR15
	SAP Receive Data	1	DPD Terminal Count
	SAP Receive Last Slot	1	DPD Word Count
	SAP Transmit Data with Underrun Error	1	VIAC Error
	SAP Transmit Last Slot	1	VIAC Processing Complete
	SAP Transmit Data	1	MDI Receive 0
	SAP Timer Counter Rollover	1	MDI Receive 1
	Protocol Timer CVR0	1	MDI Transmit 0
	Protocol Timer CVR1	Lowest	MDI Transmit 1



7.2.2 Enabling DSP Interrupt Sources

Two steps are required to enable DSP interrupt sources:

1. Assign the desired priority level to each peripheral and write to the Peripheral Interrupt Priority Register (IPRP).

Each of the four peripherals that can interrupt the DSP (MDI, PT, SAP, and BBP) as well as the MDI Command interrupt can be assigned a priority level from 0 (lowest) to 2 (highest). This assignment is done by writing to the IPRP. The choice of priority level for each peripheral depends on several factors driven by the end application, including:

- Rate of service requests
- Latency requirements
- Access to the alternate register bank
- Length of service routine
- Total number of interrupt sources in the system

This step is normally done once during system initialization.

2. Program the appropriate peripheral registers to generate the desired interrupt requests.

Freescale Semiconductor, Inc.

DSP Interrupt Controller

7.2.3 DSP Interrupt Control Registers

IPRP Interrupt Priority Register, Peripherals										s	X:\$FFFE						
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0	
			VIACPL[1:0] DPI		DPDF	DPDPL[1:0] MDIPL[1:0]			PTPL	_[1:0]	SAPP	L[1:0]	BBPP	L[1:0]	MDCPL[1:0]		
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Table 7-8. IPRP Description

Name	Description	Setting
VIACPL[1:0] Bits 13–12	Viterbi Accelerator Priority Level	00 = Disabled (default). 01 = Priority level 0. 10 = Priority level 1.
DPD[1:0] Bits 11–10	DSP Peripheral DMA Priority Level	11 = Priority level 2.
MDIPL[1:0] Bits 9–8	MDI Interrupt Priority Level	
PTPL[1:0] Bits 7–6	Protocol Timer Interrupt Priority Level	
SAPPL[1:0] Bits 5–4	SAP Interrupt Priority Level	
BBPPL[1:0] Bits 3–2	BBP Interrupt Priority Level	
MDCPL[1:0] Bits 1-0	MDI Command Priority Level	




Table 7-9. IPRC Description

Name	Description	Setting
IDTM Bit 11	Interrupt D Trigger Mode—Should remain level-sensitive.	0 = Level-sensitive (default). 1 = Edge sensitive.
ICTM Bit 8	Interrupt C Trigger Mode—Should remain level-sensitive.	
IBTM Bit 5	Interrupt B Trigger Mode—Should remain level-sensitive.	
IATM Bit 2	/nterrupt A Trigger Mode	
IDPL[1:0] Bits 10–9	Interrupt D Priority Level—This interrupt should be enabled before the DSP enters STOP mode.	00 = Disabled (default). 01 = Priority level 0. 10 = Priority level 1.
ICPL[1:0] Bits 7–6	Interrupt C Priority Level—This interrupt should be enabled before the DSP enters STOP mode.	11 = Priority level 2.
IDPL[1:0] Bits 4–3	Interrupt B Priority Level—This interrupt is generated by the DSP_IRQ pin. It should be activated using a software protocol between the DSP and the external source, signaling the external device when to deassert the interrupt.	
IAPL[1:0] Bits 1–0	Interrupt A Priority Level—This interrupt should remain disabled.	



7.3 Edge Port

The Edge Port (EP) consists of eight GPIO pins, INT7–0, each of which can generate an interrupt if the associated bit in the NIER or FIER is set. This port is controlled by four configuration registers:

- EPPAR—The EP Pin Assignment Register configures the trigger mechanism for each pin: level-sensitive or rising and/or falling edge triggered.
- EPFR—The EP Flag Register contains bits that are set when the associated Edge I/O inputs are triggered.
- EPDDR—The EP Data Direction Register configures each pin as either an input or output.
- EPDR—The EP Data Register serves as a GPIO buffer. A write to this register determines the data driven on output pins; data received on input pins can be read from this register.

A diagram of an Edge I/O pin is shown in Figure 7-4. Pin descriptions for INT7–0 appear on page 2-10. The INT7 and INT6 pins are multiplexed with other functions, as described in Section 4.5 starting on page 4-15.




Figure 7-4. Edge I/O Pin




Table 7-10. EPPAR Description

Name	Description	Settings
EPPA7-0	Edge Port Pin Assignment 7–0—Each pair of bits determines the trigger mechanism for an Edge I/O input. Interrupt requests are always generated from this block, but may be masked within the MCU interrupt controller. The functionality of this register is independent of the programmed pin direction. Pins configured as level-sensitive are inverted so that a logic low on the external pin represents a valid interrupt request. Level-sensitive interrupt inputs are not latched. The interrupt source must assert the signal until it is acknowledged by software to guarantee that a level-sensitive interrupt request is acknowledged. Pins configured as edge-sensitive interrupts are latched and need not remain asserted. Pins programmed as edge-detecting are monitored regardless of the configuration as input or output.	00 = Level-sensitive (default). 01 = Rising edge-sensitive. 10 = Falling edge-sensitive. 11 = Both rising and falling edge-sensitive.



Table 7-11. EPDDR Description

Name	Description	Settings
EPDD[7:0] Bits 7–0	Each of these bits controls the data direction of the corresponding Edge I/O pin. Pin direction is independent of its programmed level/edge mode.	0 = Input (default) 1 = Output

Freescale Semiconductor, Inc.




Table 7-12. EPDR Description

Name	Description
EPD[7:0] Bits 7–0	Each of these bits contains data for the corresponding Edge I/O pin. Writes to EPDR are stored in an internal latch and driven on any port pin configured as an output. Reads of this register return the value sensed on input pins and the latched data driven on outputs.




Table 7-13. EPFR Description

Name	Description							
EPF7–0 Bits 7–0	Edge Port Flag 7–0—Each bit in this register is set when the associated pin detects the edge input programmed in the corresponding EPPA bit. The bit remains set until it is cleared by writing a "1" to it. A pin configured as level-sensitive does not affect this register. A write to EPDR that triggers a pin's level or edge will set the corresponding EPF bit. The outputs of this register drive the corresponding input of the interrupt controller for those bits configured as edge detecting.							
	Note: Multiple EPF bits can be set simultaneously, so care should be taken to clear (write a "1" to) only those bits whose inputs have been acknowledged.							



Chapter 8 Queued Serial Peripheral Interfaces

Each of the two identical Queued Serial Peripheral Interfaces (QSPIs) is a full-duplex synchronous serial interface providing SPI-compatible data transfer between the DSP56654 and up to five peripherals. Four prioritized data queues (Queue3–Queue0; Queue3 is highest priority) in each QSPI can be triggered by the protocol timer and the MCU. Each queue can contain several sub-queues, and each sub-queue can be transferred to any of the five peripherals. The queues can be variable sizes of 8- or 16- bit multiples.

Note:

A *queue* is defined as a series of data that is transferred sequentially. Data can be 8 or 16 bits, and each data entry occupies a 16-bit location in QSPI Data RAM. Each datum in an 8-bit data queue occupies the lower byte of its RAM location; the upper byte is zero-filled.

A *sub-queue* is a sequence of data within a queue that is transmitted without interruption.

Note:

The two QSPIs are designated as QSPIA and QSPIB. Their registers, bits, and pins are distinguished by appending the letter A or B to their names. The generic descriptions in this chapter omit these letters.



8.1 Features

The primary QSPI features include the following:

- Full-duplex, three wire synchronous transfers
- Half-duplex, two wire synchronous transfers
- End-of-transfer interrupt flag
- Programmable serial clock polarity and serial clock phase
- Programmable delay between chip-select and serial clock
- Programmable baud rates
- Programmable queue lengths and continuous transfer mode
- Programmable peripheral chip-selects
- Programmable queue pointers
- Four transfer activation triggers
- Programmable delay after transfer
- Automatic loading of programmable address at end of queue
- Pause enable at queue entry boundaries

Several of these features are not found on standard SPIs and are further described below.

8.1.1 Programmable Baud Rates

Each of the peripheral chip-select lines in the QSPI has its own programmable baud rate. The frequency of the internally-generated serial clock can range from MCU_CLK to (MCU_CLK ÷ 504).

8.1.2 Programmable Queue Lengths and Continuous Transfers

The number of entries in a queue is programmable, allowing the QSPI to transfer up to 127 halfwords or bytes without MCU intervention. Continuous transfers of information to several peripherals can be activated with a single trigger, resulting in greatly reduced MCU/QSPI interaction.

8.1.3 Programmable Peripheral Chip-Selects

Five chip-select pins are provided for connection to up to five SPI peripherals. Software can activate any one pin at a given time, and each pin can be programmed to be active high



or active low. The active chip-select signal can be changed at any time, including during a queue transfer.

8.1.4 Programmable Queue Pointers

Each of the four queues has a programmable queue pointer that contains the RAM address for the next data to be transmitted or received. The MCU can configure the QSPI to switch from one task to another by writing the address of the next task to the queue pointer during queue setup.

8.1.5 Four Transfer Activation Triggers

QSPI transfers are activated by any of four transfer triggers from the protocol timer or the MCU. Each timer or MCU transfer trigger initiates a transfer of successive data from RAM, starting at the address pointed to by the queue pointer for that trigger.

8.1.6 Programmable Delay after Transfer

Some serial peripherals require additional chip-select hold time after a transfer is completed. To simplify the interface to these devices, a delay of 1 to 128 serial clock cycles between queues can be programmed at the completion of a queue transfer.

8.1.7 Loading a Programmable Address at the End of Queue

A queue can be configured so that its last data entry is written to its queue pointer, thus programming the start address for the next queue trigger from the queue itself. This enables wrapping to the beginning of the queue or branching from one sequence to another when a new transfer trigger activates the queue.

8.1.8 Pause Enable at Queue Entry Boundaries

A queue transfer can be programmed to terminate at queue entry boundaries by inserting a PAUSE command in the control halfword of the queue entry at that boundary. This feature enables each of the four transfer triggers to provide programmable multiple-task support and considerably reduces MCU intervention.



8.2 QSPI Architecture

This section describes the QSPI pins, control registers, functional modules, and special-purpose RAM. Most of these components are shown in the QSPI flow diagram in Figure 8-1.

The QSPI port can also function as GPIO, which is governed by three control registers that are also described.

8.2.1 QSPI Pins

The QSPI pin description in Section 2 is summarized in Table 8-1 for convenience. All pins are GPIO when not programmed otherwise, and default as general-purpose inputs after reset.

Note: Each DSP56654 QSPI always functions as SPI master.

Table 8-1. Serial Control Port Signals

Signal Name	Туре	Reset State	Signal Description
SPICS0- SPICS4	Output	GPI	Serial peripheral interface chip select 0–4—These output signals provide chip select signals for the Queued Serial Peripheral Interface (QSPI). The signals are programmable as active high or active low. SPICS0–3 have internal pull-up resistors, and SPICS4 has an internal pull-down resistor.
QSCK	Output	GPI	Serial clock—This output signal provides the serial clock from the QSPI for the accessed peripherals. The delay (number of clock cycles) between the assertion of the chip select signals and the first transmission of the serial clock is programmable. The polarity and phase of QSCK are also programmable.
MISO	Input	GPI	Synchronous master in slave out—This input signal provides serial data input to the QSPI. Input data can be sampled on the rising or falling edge of QSCK and received in QSPI RAM most significant bit or least significant bit first.
MOSI	Output	GPI	Synchronous master out slave in—This output signal provides serial data output from the QSPI. Output data can be sampled on the rising or falling edge of QSCK and transmitted most significant bit or least significant bit first.






Figure 8-1. QSPI Signal Flow



8.2.2 Control Registers

A brief summary of the control registers for QSPI and GPIO operation is given below. More detailed descriptions can be found in Section 8.4 on page 8-12.

The QSPI uses the following control registers:

- SPSR—The Serial Peripheral Status Register indicates which of the four queues is active, executing or has ended a transfer with an interrupt. It also contains flags for a HALT request acknowledge, trigger collision, or queue pointer wraparound.
- SPCR—The Serial Peripheral Control Register enables QSPI operation, enables the four queues, sets the polarity of the five chip selects, enables trigger accumulation (queue 1 only), initiates a QSPI HALT, selects QSPI behavior in DOZE mode, and enables interrupts for HALT acknowledge, trigger collision and queue wraparound.
- QCR3-0—Each of Queue Control Registers 3-0 contains the queue pointer for its associated queue, enables use of the last data entry in the queue as the start address of the next queue, and determines if the queue responds to a HALT at the next sub-queue boundary or queue command. QCR1 also contains a counter for a trigger accumulator.
- SCCR4–0—Each of Serial Channel Control Registers 4–0 controls the serial clock frequency, phase, and polarity for its associated channel, the delay between chip-select assertion and the serial clock activation, the delay between chip-select deassertion and the start of the next transfer, and the order of data transmission (least significant bit first or last).

These registers determine the GPIO functions of the QSPI pins:

- QPCR—The QSPI Port Configuration Register configures each of the eight pins as either QSPI or GPIO.
- QDDR—The QSPI Data Direction Register determines if each pin that is configured as GPIO is an input or an output.
- QPDR—The QSPI Port Data Register contains the data that is latched on each GPI pin and written to each GPO pin.



8.2.3 Functional Modules

The QSPI functional modules include the following:

- The **chip select module** uses data from a queue's control RAM entry to select the appropriate SPICS pin and Serial Channel Control Register (SCCR) for the serial transfer of the queue entry.
- The **serial clock generator** derives the serial clock QSCK from the system clock based on information in the active SCCR.
- The **shift-in register** uses QSCK to shift in received data bits at the MISO pin and assembles the bits into a received data halfword or byte. When the last bit is received the data is immediately latched in the receive buffer so that the shift in register can receive the next data with no delay.
- If receive is enabled, the **receive buffer** latches each received byte or halfword from the shift in register and writes it to the QSPI Data RAM at the address contained in the queue pointer in the queue's QCR.
- The **shift-out register** uses QSCK to shift out transmitted data bits at the MOSI pin. It loads the next data from the transmit buffer to be transferred immediately after the last bit of the current datum is sent, enabling smooth transmission with no delay.
- The **transmit buffer** holds the next byte or halfword to be transmitted. While the current datum is being transmitted, the QSPI loads the next datum to the transmit buffer from Data RAM. The address of the next datum is contained in the queue pointer in the queue's QCR.

8.2.4 RAM

There are two byte-addressable QSPI RAM segments:

- The **Data RAM** is a 128 × 16 bit block that stores transmitted and received QSPI data. The MCU writes data to be transmitted in the Data RAM. If receive is enabled, the QSPI writes received data from the receive buffer to the Data RAM, overwriting the transmitted data. The MCU can then read the received data from RAM.
- The **Control RAM** is a 128 × 16 bit block that contains a control halfword for each datum in the Data RAM. The control information includes chip select or QSPI command (end of queue, end of transmission, or no activity), data width of a queue entry (8 or 16 bits), receive enable, and pause at end of a sub-queue.



QSPI Operation

Each datum and corresponding control halfword constitute a queue entry. The MCU initializes the Data RAM and the Control RAM by loading them with transmission data and queue transfer control information.

8.3 QSPI Operation

The QSPI operates in master mode and is always in control of the SPI bus. Data is transferred as either least or most significant bit first, depending on the LSBF*n* bit in SCCR*n*. A transfer can be either 8 or 16 bits, depending on the value of the BYTE bit for the queue entry. When the BYTE bit is set, the least significant byte of the Data RAM entry is transferred, and if receiving is enabled, the least significant byte of the data halfword is valid while the most significant byte is filled with 0s.

The QSPI has priority in using its internal bus. If an MCU access occurs while the QSPI is using the bus, the MCU waits for one cycle.

8.3.1 Initialization

The following steps are required to begin QSPI operation:

- 1. Write the QPCR to configure unused pins for GPIO and the rest for QSPI.
- 2. Write the SPCR to adjust Chip Select pin polarities and enable queues and interrupts.
- 3. Write the QCRs to initialize the queue pointers and determine behavior when executing queues are preempted.
- 4. Write the SCCR registers to adjust the baud rate, phase, polarity, and delays for the QSCK for each CS pin, as well as the order bits are sent.
- 5. Write the Data RAM with information to be transmitted for each queue.
- 6. Write the Control RAM with control information for each queue, including
 - a. Data width (8 or 16 bits)
 - b. Enable data reception if applicable
 - c. Chip select or queue termination
- 7. Enable the QSPI by setting the QSPE bit in the SPCR.

At this point, the QSPI awaits a queue trigger to initiate a transfer.



8.3.2 Queue Transfer Cycle

A QSPI transfer is initiated by a transfer trigger. There are eight possible sources of transfer triggers for each QSPI, four from the MCU and four from the Protocol Timer. An MCU trigger is activated by writing to one of the four trigger addresses at \$0020_5FF8-\$0020_5FFE (QSPIA) or \$0020_EFF8-\$0020_EFFE (QSPIB). The content of the write is ignored; the write itself is the trigger.

In normal operation, the following sequence occurs:

- 1. The MCU or Protocol Timer issues a transfer trigger.
- 2. The targeted queue becomes *active*. The QSPI asserts QAn in the SPSR. (The MCU has previously enabled operation for this queue by setting its enable bit QEn in the SPCR.)
- 3. If no higher priority queue is transferring data, the targeted queue begins *executing*. The QSPI asserts QXn in the SPSR.
- 4. The QSPI uses the queue pointer QPn in QCRn to determine the offset of the queue's entry in RAM.
- 5. The QSPI reads the datum and command halfword of the queue entry from RAM, and writes the datum to the transmit buffer.
- 6. The datum is latched into the shift-out register
- 7. The QSPI selects the peripheral chip-select line from the PCS field in the control halfword and asserts it.
- 8. The shift-out register uses QSCK to shift its contents out to the peripheral through the MOSI pin.
- 9. Received datum is also clocked in to the shift-in register if the RE bit in the queue entry's control halfword is set.
- 10. As transfer begins, QPn is incremented, the next datum and control halfword are read from RAM, and the datum is latched in the transmit out buffer.
- 11. All 8 or 16 bits in the queue entry are transmitted. When the last bit is transferred, the next datum in the transmit buffer is immediately latched into the shift-out register and received datum, if any, is immediately latched to the receive buffer so that there is no delay between transfers.

Steps 7–11 repeat until the cycle is ended or broken by a QSPI command, a higher priority QSPI trigger, or a power-down mode.



QSPI Operation

8.3.3 Ending a Transfer Cycle

A transfer cycle ends when all data in the queue has been transferred. This condition is indicated in the last control halfword by either setting the PAUSE bit or programming the PCS field with NOP or EOQ (refer to the Control RAM description on page 8-23).

8.3.3.1 PAUSE

At the completion of transfer of each queue entry, the QSPI checks whether the PAUSE bit is set in the control halfword for that entry. If so, the QSPI assumes it has reached the end of the programmed queue and clears the QAn and the QXn flags. If EOTIE is detected in the PCS field of the control halfword for that queue entry, the QSPI sets the EOTn flag in the SPSR and generates an interrupt to the MCU. If the PAUSE bit is cleared, the QSPI continues the transfer process.

8.3.3.2 NOP and EQQ

Each time the QSPI loads a queue entry from RAM (step 5 or 10 in the transfer cycle on page 8-9) it checks for EOQ (end of queue) or NOP (no operation) in the PCS field. If the QSPI detects one of these codes, it assumes it will reach the end of the programmed queue after it completes the transfer of the current datum and clears the QAn and QXn flags. If EOTIE is detected for the present queue entry, the QSPI asserts the EOTn flag and generates an interrupt to the MCU.

The EOQ command can also be used to program the next entry point for the queue without MCU intervention. If LEn in QCRn is set when a cycle terminates with EOQ, the QSPI writes the 6 least significant bits of the queue entry's datum into the QPn field of QCRn.

8.3.4 Breaking a Transfer Cycle

Normally, once a queue is started, transfer continues until an end of queue is indicated. When the queue completes its transfer, the next active queue with the highest priority begins execution. However, a queue can be interrupted at a sub-queue boundary to enable a higher priority queue to execute rather than waiting for the current queue to finish. If a higher priority queue is triggered while a lower priority queue is executing and the HMD bit of the lower priority queue's QCR is cleared, the QSPI suspends the execution of the lower priority queue at the next sub-queue boundary and starts executing the higher priority queue. The QA bit of the suspended queue remains set, and the QSPI resumes execution of the lower priority queue after it has completed the execution of the higher priority queue.



A *sub-queue boundary* is a queue entry whose control halfword contains a cleared CONT bit and/or a PCS field that activates a different SPICS line than the currently active one. Setting the CONT bit keeps the current chip select line active. Clearing the CONT bit deasserts the current chip-select line and stops the current transfer. If the CONT bit is set and the chip selection in the next queue entry is different than that of the present one, the chip select line remains active between queue entry transfers and is deactivated two MCU_CLK cycles before the new chip select line for the next queue entry is activated.

If both the CONT bit and the PAUSE bit in the queue entry's control halfword are set, or if EOQ is detected in the next control halfword, the chip select line also continues to be activated after the sub-queue/queue transfer has been completed.

8.3.5 Halting the QSPI

When the MCU wants to "soft disable" the QSPI at a queue boundary, it asserts the HALT bit in SPCR. If the QSPI is in the process of transferring a queue, it suspends the transfer at the next sub-queue or queue boundary, depending on the queue's HMD bit. It then asserts the HALTA bit in the SPSR and QSPI operation stops. If the HLTIE bit in the SPCR is set, asserting HALTA generates an interrupt to the MCU. The QSPI state machines and the QSPI registers are not reset during the HALT process, and the QSPI resumes operation where it left off when the MCU deasserts HALTA. During the HALT mode, the QSPI continues to accept new transfer triggers from the protocol timer and MCU, and the MCU can access any of the QSPI registers and RAM addresses.

The MCU can immediately disable the QSPI by clearing the QSPE bit in the SPCR. All QSPI state machines and the SPSR are reset. Data in an ongoing transfer can be lost, and the external SPI device can be disrupted.

8.3.6 Error Interrupts

If a queue pointer contains \$7F when the next control halfword is fetched and the QP is not loaded from the data halfword, it wraps around to \$00 and the QPWF flag in the SPSR is set. If the WIE bit in the SPCR is set, an interrupt is generated to the MCU.

If a trigger for a queue occurs while the queue is active the TRC flag in the SPSR is set. If the TRCIE bit in the SPCR is set, an interrupt is generated to the MCU.



Freescale Semiconductor, Inc.

QSPI Registers and Memory

8.3.7 Low Power Modes

If the QSPI detects a DOZE signal and the DOZE bit in the SPCR is set, the QSPI halts its operation as if the HALT bit had been set. When the MCU exits DOZE mode, it must clear the HALTA bit to resume QSPI operation.

When the QSPI detects a STOP signal, it halts immediately by shutting off its clocks. The status of the QSPI is left unchanged, but any ongoing transfer is lost and the peripheral can be disrupted.

8.4 QSPI Registers and Memory

This section describes the QSPI control registers, data and control RAM, and GPIO registers. These areas are summarized in Table 8-2.



Table 8-2. QSPI Register/Memory Summary

							_			-		-				
Address ¹	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CONT. RAM \$000 - \$0FF										BYTE	RE	PAUSE	CONT	PCS / E	OTIE / NC)P / EOQ
\$100 - \$3FF								Reserved								
DATA RAM \$400 - \$4FF			MOS	T SIGNIFIC	ANT BYTE					LEAST SIGNIFICANT BYTE						
\$500 - \$EFF								Reserved								
QPCR \$F00									PC7 (QSCK)	PC6 (MOSI)	PC5 (MISO)	PC4 (CS4)	PC3 (CS3)	PC2 (CS2)	PC1 (CS1)	PC0 (CS0)
QDDR \$F02									PD7 (QSCK)	PD6 (MOSI)	PD5 (MISO)	PD4 (CS4)	PD3 (CS3)	PD2 (CS2)	PD1 (CS1)	PD0 (CS0)
QPDR \$F04									D7 (QSCK)	D6 (MOSI)	D5 (MISO)	D4 (CS4)	D3 (CS3)	D2 (CS2)	D1 (CS1)	D0 (CS0)
SPCR \$F06	CSPOL4	CSPOL3	CSPOL2	CSPOL1	CSPOL0	QE3	QE2	QE1	QE0	HLTIE	TRCIE	WIE		HALT	DOZE	QSPE
QCR0 \$F08	LE0	HMD0											QP0			
QCR1 \$F0A	LE1	HMD1		TRCI	NT1					QP1						
QCR2 \$F0C	LE2	HMD2											QP2			
QCR3 \$F0E	LE3	HMD3											QP3			
SPSR \$F10	QX3	QX2	QX1	QX0	QA3	QA2	QA1	QA0		HALTA	TRC	QPWF	EOT3	EOT2	EOT1	EOT0
SCCR0 \$F12	CPHA0	CKPOL0	LSBF0		DATR0			CSCKDO)				SCKDF0			
SCCR1 \$F14	CPHA1	CKPOL1	LSBF1		DATR1			CSCKD1					SCKDF1			
SCCR2 \$F16	CPHA2	CKPOL2	LSBF2		DATR2			CSCKD2)	SCKDF2						
SCCR3 \$F18	CPHA3	CKPOL3	LSBF3		DATR3			CSCKD3	3				SCKDF3			
SCCR4 \$F1A	CPHA4	CKPOL4	LSBF4		DATR4			CSCKD4	ļ				SCKDF4			
\$F1C - \$FF7								Reserved								
\$FF8							MCU Tr	igger for (Queue 0							
\$FFA							MCU Tr	igger for (Queue 1							
\$FFC							MCU Tr	igger for (Queue 2							
\$FFE							MCU Tr	igger for (Queue 3							

^{1.} All addresses are offsets from \$0020_5000 (QSPIA) or \$0020_E000 (QSPIB).



QSPI Registers and Memory

8.4.1 QSPI Control Registers

The following registers govern QSPI operation:

- SPCR—Serial Port Control Register
- QCR0–3—QSPI Control Registers
- SPSR—Serial Port Status Register
- SCCR0–4—Serial Channel Control Registers

SPCI SPCI			Serial Port A Control Register Serial Port B Control Register										\$0020_5F06 \$0020_EF06			
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	CSPOL4	CSPOL3	CSPOL2	CSPOL1	CSPOL0	QE3	QE2	QE1	QE0	HLTIE	TRCIE	WIE	TACE	HALT	DOZE	QSPE
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Note: Either the EQSPI bit in the NIER or the EFQSPI bit in the FIER must be set in order to generate any of the interrupts enabled in the SPCR (see page 7-7).

Table 8-3. SPCR Description

Name	Description	Settings				
CSPOL[4:0] Bits 15–11	Chip Select Polarity[4:0]—These bits determine the active logic level of the QSPI chip select outputs.	0 = SPICS <i>n</i> is active low (default). 1 = SPICS <i>n</i> is active high.				
QE[3:0] Bits 10–7	Queue Enable[3:0]—Each of these bits enables its respective queue to be triggered. If QEn is cleared, a trigger to this queue is ignored. If QEn is set, a trigger for Queue n makes Queue n active, and the QAn bit in the SPSR is asserted. Queue n executes when it is the highest priority active queue. Each of these bits can be set or cleared independently of the others.	0 = Queue n is disabled (default).1 = Queue n is enabled.				
HLTIE Bit 6	HALTA Interrupt Enable—Enables an interrupt when the HALTA status flag in the SPSR asserted.	0 = Interrupt disabled (default). 1 = Interrupt enabled.				
TRCIE Bit 5	Trigger Collision Interrupt Enable —Enables an interrupt when the TRC status flag in the SPSR is asserted.	0 = Interrupt disabled (default). 1 = Interrupt enabled.				
WIE Bit 4	Wraparound Interrupt Enable—Enables an interrupt when the QPWF status flag in the SPSR is asserted.	0 = Interrupt disabled (default). 1 = Interrupt enabled.				



Table 8-3. SPCR Description (Continued)

Name	Description	Settings
TACE Bit 3	Trigger Accumulation Enable—Enables trigger accumulation for Queue 1. The trigger count is contained in the TRCNT1 field in QCR1. When TACE is set, a trigger to Queue 1 increments TRCNT1, and completion of a Queue 1 transfer decrements TRCNT1. Note: This function and the TRCNT1 field in QCR1 are available only for Queue 1. Setting or clearing the TACE bit has no effect on Queues 3, 2, or 0.	 0 = Trigger accumulation is disabled and the TRCNT1 field is cleared (default). 1 = Trigger accumulation enabled.
HALT Bit 2	Halt Request—When the MCU sets the HALT bit, the QSPI finishes any ongoing serial transfer, asserts HALTA, and halts. If a queue is executing when HALT is asserted, the QSPI checks the value of the HMD bit in its QCR. If HMD is clear, the QSPI halts only at the next PAUSE, NOP or EOQ commands. If HMD is set, the QSPI halts at the next sub-queue boundary. During Halt mode the QSPI continues to accept new transfer triggers from the protocol timer and MCU, and the MCU can access any of the QSPI registers and RAM addresses. The HALT bit is cleared when HALTA is deasserted, so that only one MCU access is required to exit the Halt state. The QSPI state machines and the SPCR are not reset during the Halt process, so the QSPI resumes operation where it left off. NOTE: The HALT bit is checked only at sub-queue or queue boundaries. If the HALT bit is asserted and then deasserted before a sub-queue transfer has completed, the QSPI does not recognize a Halt request.	0 = Normal operation. 1 = Halt request.
DOZE Bit 1	DOZE Enable—Determines the QSPI response to Doze mode. If the DOZE bit is set when DOZE mode is identified, the QSPI finishes any ongoing serial transfer and halts as if the HALT bit were set. When the DOZE mode is exited, the MCU must clear HALTA for the QSPI to resume operation. If the DOZE bit is cleared, DOZE mode is ignored.	0 = QSPI ignores DOZE mode (default).1 = QSPI halts in DOZE mode.
QSPE Bit 0	QSPI Enable—Setting QSPE enables QSPI operation. The QSPI begins monitoring transfer triggers from the Protocol Timer and the MCU. Both the QSPI and the MCU have access to the QSPI RAM. Clearing QSPE disables the QSPI. All QSPI state machines and the status bits in the SPSR are reset; other registers are not affected. The MCU can use the QSPI RAM and access its registers, and all the QSPI pins revert to GPIO configuration, regardless of the value of the QPCR bits. To avoid losing an ongoing data transfer and disrupting an external device, issue a HALT request and wait for HALTA before clearing QSPE. Pending transfer triggers will still be lost.	0 = QSPI disabled; QSPI pins are GPIO (default). 1 = QSPI enabled.



Freescale Semiconductor, Inc.

QSPI Registers and Memory

QCR QCR									_	ster (-		5F08 EF08
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	LE0	HMD0											QP0			
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
QCR QCR									•	ster				-	_	5F0A EF0A
QCIN			4.0	4.0					•				•	· ·	_	
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	LE1	HMD1		TRC	NT1								QP1			
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
QCR	2A				Qu	eue /	A Co	ntrol	Regi	ister 2	2			\$00	20_	5F0C
QCR	2B				Qu	eue l	В Со	ntrol	Regi	ster 2	2			\$00	20_I	EF0C
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	LE2	HMD2											QP2			
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
QCR	3A				Qu	eue <i>i</i>	A Co	ntrol	Regi	ister :	3			\$00	20_	5F0E
QCR	3B				Qu	eue l	В Со	ntrol	Regi	ster 3	3			\$00	ا_20	EF0E
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	LE3	HMD3											QP3			
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The MCU can read and write QCR0–3. The QSPI can read these registers but can only write to the queue pointer fields, QP[5:0]. Writing to an active QCR is prohibited while it is executing a transfer. It is highly recommended that writing to the QCRs be done only when the QSPI is disabled or in HALT state.

Table 8-4. QCR Description

Name	Description	Settings					
LEn Bit 15	Load Enable for Queue n—Enables loading a new value to the queue pointer (QPn) of Queue n. If LEn is set when the QSPI reaches an End Of Queue (EOQ) command (PCS = 111 in the Queue n control halfword) the value of the least significant byte of the data halfword of that queue entry is loaded into QPn. This allows the next triggering of queue n to resume transfer at the address loaded from the data halfword.	0 = QP loading disabled (default). 1 = QP loading enabled.					
HMDn Bit 14	Halt Mode for Queue n—Defines the point at which the execution of queue n is halted when the MCU sets the HALT bit in the SPCR or when a higher priority transfer trigger is activated.	0 = Halts at any sub-queue boundary. 1 = Halts only at PAUSE, NOP, or EOQ.					



Name	Description	Settings
TRCNT1 Bits 9-6	Trigger Count for Queue 1—When the TACE to enabled, and the TRCNT1 field can take values trigger while it is active (i.e., the QA1 bit in the SR The TRCNT1 field is decremented when a Queut triggers can be accumulated and subsequently princremented beyond the value of 1111 or decremented to signify a trigger collision. If transfer of TRCNT field are cleared, QA1 is deasserted. This field can only be read by the MCU; writes to There is no TRCNT field in QCR0, QCR2, or QC	other than 0. If Queue 1 receives a transfer PSR is set), the TRCNT1 field is incremented. e 1 transfer completes. As many as 16 processed. The TRCNT1 field cannot be sented below 0. If a trigger for Queue 1 arrives d are set, the TRC flag in the SPSR is of Queue 1 is completed when all the bits in this field are ignored.
QPn Bits 5–0	Queue Pointer for Queue n—This field contains associated queue. The MCU initializes the QP to queue n executes, the QP n is incremented each If an EOQ command is identified in the queue er asserted, the six least significant bits of the data QP n before queue execution is completed. This i without MCU intervention. A write to the QP field while its queue is executin NOTE: The QP range is \$00—\$7F for 128 queue themselves are 16-bit halfwords that are byte-ad is two times the number contained in QP.	o point to the first address in a queue. As time a queue entry is fetched from RAM. htry's control halfword, and the LEn bit is halfword in the queue entry are loaded into nitializes the queue pointer for the next queue ng is disregarded. entries. Because the queue entries

Freescale Semiconductor, Inc.

QSPI Registers and Memory

The MCU can read the SPSR to obtain status information, and can write to it in order to clear the HALTA, TRC, QPWF, and EOT[3:0] status flags. Only the QSPI can assert bits in this register.

Table 8-5. SPSR Description										
Name	Type ¹	Description	Settings							
QX[3:0] Bits 15–12	R	Queue Executing—The QSPI sets a queue's QX bit when the queue begins execution, and clears the bit when queue execution stops. Queue execution begins when a queue is active and no higher priority (higher-numbered) queue is executing. Execution stops under any of the following circumstances: • The queue transfer is completed and the queue becomes inactive • A higher priority queue is asserted • The MCU issues a HALT command.	0 = Queue not executing (default). 1 = Queue executing.							
QA[3:0] Bits 11–8	R	Queue Active—The QSPI sets a queue's QA bit when it receives a transfer trigger for that queue, and clears the bit upon completion of the queue transfer.	0 = Queue not active (default). 1 = Queue active.							
HALTA Bit 6	R/1C	Halt Acknowledge Flag—The QSPI asserts this bit when it has come to an orderly halt at the request of the MCU via an assertion of the HALT bit. If the HALT bit is asserted while the QSPI is transferring a queue, the QSPI continues the transfer until it either reaches the first sub-queue boundary, or until it reaches a PAUSE, NOP, or EOQ command, depending on the value of the HMD bit for that queue. Then the QSPI asserts HALTA, clears the QX bit for the executing queue, and halts. If the HALT bit is asserted while the QSPI is idle, HALTA is asserted and the QSPI halts immediately. If the HLTIE bit is set in the SPCR, an interrupt is generated to the MCU when HALTA is asserted. The MCU clears HALTA by writing it with 1.	 0 = No Halt since last acknowledge or current halt has not been acknowledged (default). 1 = Current Halt has been acknowledged. 							



Table 8-5. SPSR Description (Continued)

	_	Table 8-3. 3F3K Description (C	•
Name	Type ¹	Description	Settings
TRC Bit 5	R/1C	Trigger Collision—Asserted when a transfer trigger for one of the queues occurs while the queue is activated (QAn = 1). Software should allow sufficient time for a queue to finish executing a queue in normal operation before the queue is retriggered. If the TRCIE bit is set in the SPCR, assertion of the TRC bit generates an interrupt to the MCU. This bit can be cleared by the MCU by writing a value of logic 1 into it. For Queue 1, TRC is only asserted when the trigger counter (TRCNT) = 1111b and a new trigger occurs. The MCU clears TRC by writing it with 1.	0 = No collision. 1 = A collision has occurred.
QPWF Bit 4	R/1C	Queue Pointer Wraparound Flag—If a queue pointer contains the value \$FF and is incremented to read the next word in the queue (step 10), the QP wraps around to address \$00 and QPWF is asserted. If the WIE bit in the SPCR has been set, an MCU interrupt is generated. The MCU clears QPWF by writing it with 1. Note: QPWF is not asserted when a QP is explicitly written with \$00 as a result of an EOQ command from Control RAM.	0 = No wraparound. 1 = A wraparound has occurred.
EOT[3:0] Bits 3–0	R/1C	End of Transfer—When the PCS field of a queue entry is EOTIE (PCS = 110), the QSPI asserts the associated EOT bit and generates an interrupt to the MCU. Because the source for this interrupt is the execution of a command in RAM, it may be difficult in some cases to detect the control halfword that was the source for the interrupt. The MCU clears each EOT by writing it with 1.	0 = No end of transfer. 1 = End of transfer has occurred.

R = Read only. R/1C = Read, or write with 1 to clear (write with 0 ingored).

SCCI SCCI SCCI SCCI	R1A R2A R3A			Se Se	erial (erial (erial (Chan Chan Chan	nel A nel A nel A	Cor Cor Cor	ntrol ntrol ntrol	Regis Regis Regis Regis Regis	ster 1 ster 2 ster 3			\$00 \$00 \$00)20_)20_)20_	5F12 5F14 5F16 5F18 5F1A
SCC	R0B			Se	erial (Chan	nel B	3 Cor	ntrol	Regis	ster 0)		\$00	20 _l	EF12
SCC	R1B			Se	erial (Chan	nel B	3 Cor	ntrol	Regis	ster 1			\$00	20 _l	EF14
SCC	R2B			Se	erial (Chan	nel B	Cor	ntrol	Regis	ster 2)		\$00	20 _l	EF16
SCC	R3B			Se	erial (Chan	nel B	Cor	ntrol	Regis	ster 3	}		\$00	20 _l	EF18
SCC	R4B			Se	erial (Chan	nel B	Cor	ntrol	Regis	ster 4	•		\$00	20_E	EF1A
	BIT 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	BIT 0
	СРНА	KPOL	LSBF	D	ATR[2:	0]	CS	SCKD[2	2:0]			S	CKDF[6	6:0]		
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Each of these registers controls the baud-rate, timing, delays, phase and polarity of the serial clock (QSCK) and the bit order for a corresponding chips select line, SPICS0–4. The MCU has full access to these registers, while the QSPI has only read access to them. The MCU cannot write to the SCCR of an active line, and it is highly recommended that writes to the SCCRs only be done when the QSPI is disabled or in HALT state.

Table 8-6. SCCR Description

Name	Description	Settings				
CPHAn Bit 15	Clock Phase for SPICSn—Together with CKPOLn, this bit determines the relation between QSCK and the data stream on MOSI and MISO. When the CPHAn bit is set, data is changed on the first transition of QSCK when the SPICSn line is active. When the CPHAn bit is cleared, data is latched on the first transition of QSCK when the SPICSn line is active. The timing diagrams for QSPI transfer when CPHAn is 0 and when CPHAn is 1 are shown in Figure 8-2 on page 8-22.	O = Data is changed on the first transition of QSCK (default). 1 = Data is latched on the first transition of QSCK.				
CKPOLn Bit 14	Clock Polarity for SPICSn—Selects the logic level of QSCK when the QSPI is not transferring data (the QSPI is inactive). When the CKPOLn bit is set, the inactive state for QSCK is logic 1. When the CKPOLn bit is cleared, the inactive state for QSCK is logic 0. CKPOL is useful when changes in QSCK polarity are required while SPICSn is inactive. The timing diagrams for QSPI transfer when CKPOLn is 0 and when CKPOLn is 1 are shown in Figure 8-2 on page 8-22.	0 = Inactive QSCK state = logic low (default). 1 = Inactive QSCK state = logic high.				



Table 8-6. SCCR Description (Continued)

Name	Description						
LSBFn Bit 13	Transfer Least Significant Bit First for SPICSn—These bits select the order in which data is transferred over the MOSI and MISO lines when the SPICSn line is activated for the transfer. When the LSBFn is set, data is transferred least significant bit (LSB) first. When the LSBFn bit is cleared, data is transferred most significant bit (MSB) first. When the BYTE bit in the control halfword is asserted, only the least significant byte of the data halfword is transferred (the MSB is then bit 7), so the data must be right-aligned.						
DATRn[2:0] Bits 12–10	12–10 controls the delay time between deassertion of the associated SPICS line (when queue or sub-queue transfer is completed), and the time		Delay (QSCK Cycles)				
	a new queue transfer can begin. Delay after transfer can be used to meet the deselect time	000	1 (default)				
	requirement for certain peripherals.	001	2				
CSCKDn[2:0]	CS Assertion to QSCK Activation Delay—	010	4				
Bits 9–7	These bits control the delay time between the	011	8				
	assertion of the associated chip-select pin and the activation of the serial clock. This enables	100	16				
	the QSPI port to accommodate peripherals	101	32				
	that require some activation time.	110	64				
		111	128				
SCKDFn[6:0]	QSCK Division Factor—These bits	SCKDF Examples					
Bits 6–0	determine the baud rate for the associated peripheral. The SCKDF field includes two	SCKDF[6:0]	Division Factor				
	division factors. The MSB (SCKDF6) is a prescaler bit that divides MCU_CLK by a	000_0000	2				
	factor of 4 if set or by 1 if cleared, while	000_0001	4				
	SCKDF[5:0] divide MCU_CLK by a factor of 1 to 63 (\$00–\$3E). There is an additional	000_0111	16				
	division by 2. The effective QSCK baud rate is	100_0000	8				
	MCU_CLK (SCKDF[5:0] + 1) · (3 · SCKDF[6] + 1) · 2	100_1011	96				
	The lone exception is SCKDF[6:0] = \$7F, in	111_1110	504				
	which case QSCK = MCU_CLK.	111_1111	1				



QSPI Registers and Memory




Figure 8-2. QSPI Serial Transfer Timing



8.4.2 MCU Transfer Triggers

The last four 16-bit addresses in the utilized memory area, \$0020_5FF8 to \$\$0020_5FFE (QSPIA) or \$0020_EFF8 to \$\$0020_EFFE (QSPIB), are used for MCU triggers to Queue0—Queue3, respectively. When the MCU writes to one of these addresses, the QSPI generates a trigger for the appropriate queue in the same fashion as a protocol timer trigger. The content of the write is irrelevant.

8.4.3 Control And Data RAM

Data to be transferred reside in Data RAM, and each 16-bit data halfword has a corresponding 16-bit control halfword in Control RAM with the same address offset. Each data halfword / control halfword pair constitutes a queue entry. There are a total of 128 queue entries. The values in RAM are undefined at Reset and should be explicitly programmed.

8.4.3.1 Control RAM

Only the seven LSBs (bits 6–0) of each 16-bit queue control halfword are used; the nine MSBs (bits 15–7) of each control halfword always read 0. The MCU can read and write to control RAM, while the QSPI has read only access.




Table 8-7. QSPI Control RAM Description

Name	Description	Settings
BYTE Bit 6	BYTE Enable—This bit controls the width of transferred data halfwords. When BYTE is set, the QSPI transfers only the 8 least significant bits of the corresponding 16-bit queue entry in Data RAM. If receiving is enabled, a received halfword is also 8 bits. The received byte is written to the least significant 8 bits of the data halfword, and the most significant byte of the data halfword is filled with 0s. When BYTE is cleared, the QSPI transfers the full 16 bits of the queue entry's data halfword.	0 = 16-bit data transferred.1 = 8-bit data transferred.

Table 8-7. QSPI Control RAM Description (Continued)

Name	Description		Settings	
RE Bit 5	Receive Enable—This bit enables or disables data reception by the QSPI. The QSPI enables reception of data from the MISO pin for each queue entry in which the RE bit is set, and writes the received halfword into the data halfword of that queue entry. The received halfword will overwrite the transmitted data that was previously stored in that RAM address.	_	0 = Receive disabled. 1 = Receive enabled.	
PAUSE Bit 4	PAUSE—This bit specifies whether the QSPI pauses after the transfer of a queue entry. When the QSPI identifies an asserted PAUSE bit in a queue entry's control halfword, the QSPI recognizes that it has reached the end of a queue. After transfer of that queue entry, the QSPI terminates execution of the queue by clearing the associate QX and QA bits in SPSR. It then processes the next activated queue with the highest priority. When the QSPI identifies a cleared PAUSE bit, it proceeds to transfer the next entry in that queue.		0 = Not a queue boundary. 1 = Queue boundary.	
CONT Bit 3	Continuous Chip-Select—Specifies if the chip-select line is activated or deactivated between transfers. When the CONT bit is set, the chip-select line continues to be activated between the transfer of the present queue entry and the next one. When the CONT bit is cleared, the chip-select line is deactivated after the transfer of the present queue entry.		0 = Deactivate chip select.1 = Keep chip select active.	
PCS[2:0] Bits 2-0			D0010 01	00014.4
			PCS[2:0]	QSPI Action SPIC0 Activated
		-	000	SPIC0 Activated
	NOP —No SPICS line activated. At the end of the current transfer the QSPI deasserts the SPICS lines and waits for a new transfer trigger to resume operation. The queue pointer is set to point to the next queue entry.	┢	010	SPIC2 Activated
			011	SPIC3 Activated
			100	SPIC4 Activated
	EOTIE —End of Transfer interrupt enabled. The value of the PCS field from the previous queue entry determines the	-	101	NOP ¹
	SPICS line asserted for this transfer. At the end of the current transfer the QSPI asserts the associated EOT flag in the SPSR and generates an interrupt to the MCU.		110	EOTIE
		-	111	EOQ ¹
	EOQ —End of Queue. The QSPI completes the transfer of the current queue entry, clears the QA and QX bits of the current queue, and processes the next active queue with the highest priority. If the LE bit in the QCR of the current queue is asserted, the value in the least significant byte of the data halfword in that queue entry is written into the queue's QP.	All other bits in the control halfword are disregarded.		



8.4.3.2 Data RAM

Data halfwords can contain transmission data stored in RAM by the MCU or data received by the QSPI from external peripherals. The MCU can read the received data halfwords from RAM. Data is transmitted and received by the QSPI as either least or most significant bit first, depending on the LSBF bit in SCCR for the associated channel. Access to the RAM is arbitrated between the QSPI and the MCU. Because of this arbitration, wait states can be inserted into MCU access times when the QSPI is in operation.

Received data is written to the same address at which the transmitted data is stored and overwrites it, so care must be taken to ensure that no data is lost when receiving is enabled.

8.4.4 GPIO Registers

Any of the eight QSPI pins can function as GPIO. The registers governing GPIO functions are described below.




Table 8-8. QPCR Description

Name	Description	Settings
QPC[7:0] Bits 7–0	QSPI Pin Configuration —Each bit determines whether its associated pin functions as QSPI or GPIO.	0 = GPIO (default). 1 = QSPI.

Freescale Semiconductor, Inc.

QSPI Registers and Memory




Table 8-9. QDDR Description

Name	Description	Settings
QDD[7:0] Bits 7–0	QSPI Data Direction[7:0]—Determines whether each pin that is configured as GPIO functions as an input or an output, whether or not the QSPI is enabled.	0 = Input (default). 1 = Output.




Table 8-10. QPDR Description

Name	Description	
QPD[7:0] Bits 7–0	QSPI Port GPIO Data [7:0]—Each of these bits contains data for the corresponding QSPI pin if it is configured as GPIO. Writes to QPDR are stored in an internal latch, and driven on any port pin that is configured as an output. Reads of this register return the value sensed on input pins and the latched data driven on outputs.	



Chapter 9 Timers

This section describes three of the four DSP56654 timer modules controlled by the MCU:

- The periodic interval timer (PIT) creates a periodic signal that is used to generate a regularly timed interrupt. It operates in all low power modes.
- The watchdog timer protects against system failures by resetting the DSP56654 if it is not serviced periodically. The watchdog can operate in both WAIT and DOZE low power modes. Its time-out intervals are programmable from 0.5 to 32 seconds (for a 32 kHz input clock).
- The pulse width modulator (PWM) and general purpose (GP) timers run on independent clocks derived from a common MCU_CLK prescaler. The PWM can be used to synthesize waveforms. The GP timers can measure the interval between external events or generate timed signals to trigger external events.

The protocol timer is described in Chapter 10.

9.1 Periodic Interrupt Timer

The PIT is a 16-bit "set-and-forget" timer that provides precise interrupts at regular intervals with minimal processor intervention. The timer can count down either from the maximum value (\$FFFF) or the value written in a modulus latch.

9.1.1 PIT Operation

Figure 9-1 shows a block diagram of the PIT.




Figure 9-1. PIT Block Diagram

The PIT uses the following registers:

- PITCSR—The Periodic Interrupt Timer Control and Status Register determines whether the counter is loaded with \$FFFF or the value in the Module Latch, controls operation in Debug mode, and contains the interrupt enable and flag bits.
- PITMR—The Periodic Interrupt Timer Module Latch contains the rollover value loaded into the counter.
- PITCNT—The Periodic Interrupt Timer Counter reflects the current timer count.

Each cycle of the PIT clock decrements the counter, PITCNT. When PITCNT reaches zero, the ITIF flag in the PITCSR is set. An interrupt is also generated if the ITIE bit in the PITCSR has been set by software. The next tick of the PIT clock loads either \$FFFF or the value in the PITMR, depending on the state of the RLD bit in the PITCSR.

The PIT clock is a fixed rate of CKIL/4. Internal clock synchronization logic enables the MCU to read the counter value accurately. This logic requires that the frequency of MCU_CLK, which drives the MCU peripherals, be greater than or equal to CKIL. Therefore, when CKIL drives the MCU clock the division factor should be 1 (i.e., MCS[2:0] in the CKCTL register are cleared—see page 4-5).

Figure 9-2 is a timing diagram of PIT operation using the PITMR to reload the counter.




Figure 9-2. PIT Timing Using the PITMR



Setting the OVW bit in the ITCSR enables the counter to be updated at any time. A write to the PITMR register simultaneously writes the same value to PITCNT if OVW is set.

The PIT is not affected by the low power modes. It continues to operate in STOP, DOZE and WAIT modes.

PIT operation can be frozen when the MCU enters Debug mode if the DBG bit in the PITCSR is set. When Debug mode is exited, the timer resumes operation from its state prior to entering Debug mode. If the DBG bit is cleared, the PIT continues to run in Debug mode.

Note: The PIT has no enable control bit. It is always running except in debug mode.

9.1.2 PIT Registers

The following is a bit description of the three PIT registers.




Table 9-1. ITCSR Description

Name	Type ¹	Description	Settings
DBG Bit 5	R/W	Debug —Controls PIT function in Debug mode.	0 = PIT runs normally (default). 1 = PIT is frozen.
OVW Bit 4	R/W	Counter Overwrite Enable—Determines if a write to PITMR is simultaneously passed through to PITCNT.	 0 = PITMR write does not affect PITCNT (default). 1 = PITMR write immediately overwrites PITCNT.
ITIE Bit 3	R/W	PIT Interrupt Enable—Enables an interrupt when ITIF is set.	0 = Interrupt disabled (default). 1 = Interrupt enabled.
		Note: Either the EPIT bit in the NIER or the EFPIT bit in the FIER must also be set in order to generate this interrupt (see page 7-7).	
ITIF Bit 2	R/1C	PIT Interrupt Flag—Set when the counter value reaches zero; cleared by writing it with 1 or writing to the PITMR.	0 = Counter has not reached zero (default). 1 = Counter has reached zero.
RLD Bit 1	R/W	Counter Reload—Determines the value loaded into the counter when it rolls over.	0 = \$FFFF (default) 1 = Value in PITMR

R/W = Read/write.

R/1C = Read, or write with 1 to clear (write with 0 ingored).

Freescale Semiconductor, Inc.

Watchdog Timer

PITM	1R		PIT Modulus Register											\$0020_7002		
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
							Р	IT Modu	ılus Valı	ue						
RESET		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

This register contains the value that is loaded into the PITCNT when it rolls over if the RLD bit in the PITCSR is set. The default value is \$FFFF.

PITC	NT			PIT Counter											\$0020_7004				
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0			
RESET		-	_	-	-	-	-	-	-	-	-	-	-	-	-	_			

This read-only register provides access to the PIT counter value. The reset value is indeterminate.

9.2 Watchdog Timer

The watchdog timer protects against system failures by providing a means to escape from unexpected events or programming errors. Once the timer is enabled, it must be periodically serviced by software or it will time out and assert the Reset signal.

9.2.1 Watchdog Timer Operation

The watchdog timer uses the following registers:

- WCR—The Watchdog Control Register enables the timer, loads the watchdog counter, and controls operation in Debug and DOZE modes.
- WSR—The Watchdog Service Register is used to reinitialize the timer periodically to prevent it from timing out.

The watchdog timer is disabled at reset. Once it is enabled by setting the WDE bit in the WCR, it cannot be disabled again. The timer contains a 6-bit counter that is initialized to the value in the WT field in the WCR. This counter is decremented by each cycle of the watchdog clock, which runs at a fixed rate of CKIL÷2¹⁴. Thus, for CKIL=32.768KHz, the watchdog timeout period can range from 0.5 seconds to 32 seconds.

The counter is initialized to the value in the WT field when the watchdog timer is enabled and each time the timer is serviced. The timer must be serviced before the counter rolls



over or it will reset the system. The timer can only be serviced by performing the following steps, in sequence:

- 1. Write \$5555 to the WSR.
- 2. Write \$AAAA to the WSR.

Any number of instructions can occur between these two steps. In fact, it is recommended that the steps be in different code sections and not in the same loop. This prevents the MCU from servicing the timer when it is erroneously bound in a loop or code section.

The watchdog timer is subject to the same synchronization logic restrictions as the PIT, i.e., $MCU_CLK \ge CKIL$.

Figure 9-3 is a block diagram of the Watchdog Timer.




Figure 9-3. Watchdog Timer Block Diagram

The timer is unaffected by WAIT mode and halts in STOP mode. It can either halt or continue to run in DOZE mode, depending on the state of the WDZE bit in the WCR.

In Debug mode, the watchdog timer can either halt or continue to run, depending on the state of the WDBG bit in the WCR. If WDBG is set when the MCU enters Debug mode, the timer stops, register read and write accesses function normally, and the WDE bit one-time-write lock is disabled. If the WDE bit is cleared while in Debug mode, it will remain cleared when Debug mode is exited. If the WDE bit is not cleared while in Debug mode, the watchdog count will continue from its value before Debug mode was entered.



9.2.2 Watchdog Timer Registers

GP Timer and PWM




Table 9-2. WCR Description

Name	Description	Settings						
WT[5:0] Bits 15–10	Watchdog Timer Field—These bits determine the initialized and after the timer is serviced.	ne value loaded in the watchdog counter when it is						
WDE Bit 2	Watchdog Enable—Setting this bit enables the watchdog timer. It can only be cleared in Debug mode or by Reset.	0 = Disabled (default). 1 = Enabled.						
WDBG Bit 1	Watchdog Debug Enable—Determines timer operation in Debug mode.	0 = Continues to run in Debug mode (default) 1 = Halts in Debug mode.						
WDZE Bit 0	Watchdog Doze Enable—Determines timer operation in DOZE mode.	0 = Continues to run in DOZE mode (default). 1 = Halts in DOZE mode.						

WSR			Watchdog Service Register													\$0020_8002		
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0		
								WSR	[15:0]									
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

This register services the watchdog timer and prevents it from timing out. To service the timer, perform the following steps:

- 1. Write \$5555 to the WSR.
- 2. Write \$AAAA to the WSR.

9.3 GP Timer and PWM

This section describes the MCU GP timer and pulse width modulator (PWM). Although these are separate functions, they derive their clocks from a common 8-bit MCU_CLK divider, shown in Figure 9-4. They also share several control registers.




Figure 9-4. GP Timer/PWM Clocks

Several GP Timer and PWM signals are multiplexed with signals from other peripherals. These signals are summarized in Table 9-3. Multiplexing is described in Section 4.5 starting on page 4-15.

Table 9-3. Timer Signal Multiplexing

Signal	Mux'd With	Peripheral
IC1	RxA	UARTA
IC2	RTSA ROW5	UARTA Keypad
OC1	COL6	Keypad
PWM	COL7	Keypad

9.3.1 **GP Timer**

The GP timer provides two input capture (IC) channels and three output compare (OC) channels. The input capture channels use a 16-bit free-running up counter, TCNT, to record the time of external events indicated by signal transitions on the IC input pins. The output compare channels use the same counter to time the initiation of three different events.



9.3.1.1 **GP Timer Operation**

The GP timer uses the following registers:

- TPWCR¹—The Timer Control Register enables the GP timer, selects the TCNT clock frequency, and determines GP timer operation in Debug and DOZE modes.
- TPWMR1—The Timer Mode Register selects the edges that trigger the IC functions, determines the action taken for the OC function, and can force an output compare on any of the OC channels.
- TPWSR1—The Timer Status Register contains flag bits for each IC and OC event and counter rollover.
- TPWIR1—The Timer Interrupt Register enables interrupts for each IC and OC event and counter rollover.
- TICR1,2—The Timer Input Capture Registers latch the TCNT value when the programmed edge occurs on the associated IC input.
- TOCR1,3,4—The Timer Output Compare Registers contain the TCNT values that trigger the programmed OC outputs.
- TCNT—The Timer Counter reflects the current TCNT value.

Figure 9-5 is a block diagram of the GP timer.

All GP timer functions are based on a 16-bit free-running counter, TCNT. The PST[2:0] bits in TPWCR select one of eight possible divisions of MCU_CLK as the clock for TCNT. PST[2:0] can be changed at any time to select a different frequency for the TCNT clock; the change does not take effect until the 8-bit divider rolls over to zero. TCNT begins counting when the TE bit in TPWCR is set. If TE is later cleared, the counter freezes at its current value, and resumes counting from that value when TE is set again. The MCU can read TCNT at any time to get the current value of TCNT.

TCNT is frozen when the MCU enters STOP mode, DOZE mode (if the TD bit in TPWCR is set) or Debug mode (if the TDBG bit in TPWCR is set). In each case, TCNT resumes counting from its frozen value when the respective mode is exited. If TD or TDBG are cleared, entering the associated mode does not affect GP timer operation.

^{1.} These registers also contain bits used by the pulse width modulator.






Figure 9-5. GP Timer Block Diagram



9.3.1.1.1 Input Capture

Each input capture function has a dedicated 16-bit latch (TICR1,2) and input edge detection/selection logic. Each input capture function can be programmed to trigger on the rising edge, falling edge, or both edges of the associated IC pin through the associated IM[1:0] bits in the TPWMR. When the programmed edge transition occurs on an input capture pin, the associated TICR captures the content of TCNT and sets an associated flag bit (IF1,2) in the TPWSR. If the associated interrupt enable bit (IFIE1,2) in TPWIR) has been set, an interrupt request is also generated when the transition is detected. Input capture events are asynchronous to the GP timer counter, so they are conditioned by a synchronizer and a digital filter. The events are synchronized with MCU_CLK so that TCNT is latched on the opposite half-cycle of MCU_CLK from TCNT increment. An input transition shorter than one MCU_CLK period has no effect. A transition longer than two MCU_CLK periods is guaranteed to be captured, with a maximum uncertainty of one MCU_CLK cycle. TICR1 and 2 can be read at any time without affecting their values.

Both input capture registers retain their values during STOP and DOZE modes, and when the GP timer is disabled (TE bit cleared).

9.3.1.1.2 Output Compare

Each output compare channel has an associated compare register (TOCR1,3,4). When TCNT equals the 16-bit value in a compare register, a status flag (OCF1,3,4) in TPWSR is set. If the associated interrupt enable bit (OCIE1,3,4) in TPWIR has been set, an interrupt is generated. OC1 can also set, clear or toggle the OC1 output signal, depending on the state of OM1[1:0] in the TPWMR. OC3 and OC4 are not pinned out but their flags and interrupt enables can be used to time event generation.

The OC1 signal can be forced to its compare value at any time by setting FO1 in the TPWMR. The action taken as a result of a forced compare is the same as when an output compare match occurs, except that status flags are not set. OC3 and OC4 also have forcing bits, but they have no effect because the functions are not pinned out.



9.3.2 Pulse Width Modulator

The pulse width modulator (PWM) uses a 16-bit free-running counter, PWCNT, to generate an output pulse on the PWM pin with a specific period and frequency.

9.3.2.1 PWM Operation

The PWM uses the following registers:

- TPWCR¹—The PWM Control Register enables the PWM, selects the PWCNT clock frequency, and determines PWM operation in Debug and DOZE modes.
- TPWMR1—The PWM Mode Register connects the PWM function to the PWM output pin and determines the output polarity.
- TPWSR1—The PWM Status Register contains flag bits indicating pulse assertion (PWCNT=PWOR) and deassertion (PWCNT rolls over).
- TPWIR1—The PWM Interrupt Register enables interrupts for each edge of the pulse.
- PWOR—The PWM Output Compare Register contains the PWCNT value that initiates the pulse.
- PWMR—The PWM Modulus Register contains the value loaded into PWCNT when it rolls over. This value determines the pulse period.
- PWCNT—The PWM Counter reflects the current PWCNT value.

Figure 9-6 is a block diagram of the pulse width modulator.

The pulse width modulator is based on a 16-bit free-running down counter, PWCNT. The PSPW[2:0] bits in TPWCR select one of eight possible divisions of MCU_CLK as the clock for PWCNT. PSPW[2:0] can be changed at any time to select a different frequency for the PWCNT clock; the change does not take effect until the 8-bit divider rolls over to zero. When the PWE bit in TPWCR is set, PWCNT is loaded with the value in PWMR and begins counting down. If PWE is later cleared, the counter freezes at its current value. If PWE is set again, PWCNT is reloaded with PWMR and begins counting down. The MCU can read PWCNT at any time to get the current value of PWCNT.

^{1.} These registers also contain bits used by the GP timer.






Figure 9-6. PWM Block Diagram

PWCNT is frozen when the MCU enters STOP mode, DOZE mode (if the PWD bit in TPWCR is set) or Debug mode (if the PWDBG bit in TPWCR is set). In each case, PWCNT resumes counting from its frozen value when the respective mode is exited. If PWD or PWDBG are cleared, entering the associated mode does not affect PWM operation.

When PWCNT counts down to the value preprogrammed in the PWOR, the pulse is asserted, and following events occur:

- 1. The PWF bit in TPWSR is set.
- 2. An interrupt is generated if the PWFIE bit in TPWCR has been set.
- 3. If the PWC bit in TPWMR is set, the PWM output pin is driven to its active state, which is determined by the PWP bit in TPWMR.

When PWCNT counts down to zero, the pulse is deasserted, generating the following events:

- 1. The PWO bit in TPWSR is set.
- 2. An interrupt is generated if the PWOIE bit in TPWCR has been set.
- 3. If the PWC bit in TPWMR is set, the PWM output pin is driven to its inactive state.
- 4. The PWMR value is reloaded to PWCNT.

The pulse duty cycle can range from 0 (PWOR=0) to 99.9985%=65535/65536*100 (PWOR=PWMR=\$FFFF). The PWM period can vary between a minimum of 2 MCU_CLK cycles and a maximum of 65536*256 MCU_CLK cycles.

9.3.3 GP Timer and PWM Registers




	Table 9-4. TPWCR D	es	cription					
Name	Description	Settings						
PWDBG Bit 11	PWM Debug—Enables PWM operation during Debug mode.	0 = PWM frozen in Debug mode (default). 1 = PWM runs in Debug mode.						
TDBG Bit 10	GP Timer DBG —Enables IC and OC operation during Debug mode.		= GP timer froze = GP timer runs	n in Debug mode (default). in Debug mode.				
PWD Bit 9	PWM DOZE —Enables PWM operation during DOZE mode.		= PWM enabled = PWM disabled	in DOZE mode (default). in DOZE mode.				
PWE Bit 8	PWM Enable —Enables PWM operation. If PWE and TE are both cleared, the prescaler is stopped.			; PWCNT stopped (default). PWCNT is running.				
TD Bit 7	GP Timer DOZE —Enables IC and OC operation during DOZE mode.	0 = GP timer enabled in DOZE mode (default). 1 = GP timer disabled in DOZE mode.						
TE Bit 6	GP Timer Enable —Enables IC and OC operation. If PWE and TE are both cleared, the prescaler is stopped.		(default).	abled; TCNT stopped abled; TCNT is running.				
PSPW[2:0] Bits 5–3	Prescaler for PWM—These bits select the MCU_CLK divisor for the clock that drives PWCNT.		PSPW[2:0]	PWCNT Prescaler				
PST[2:0]	Prescaler for GP Timers—These bits select the		PST[2:0]	TCNT Prescaler				
Bits 2–0	MCU_CLK divisor for the clock that drives TCNT.		000	2 ¹ (default)				
			001	2 ²				
			010 2 ³ 011 2 ⁴					
			100	2 ⁵				
			101	2 ⁶				
			110 2 ⁷					
			111	28				

Freescale Semiconductor, Inc.

GP Timer and PWM





Table 9-5. TPWMR Description

	Table 9-5. TPWMR De	75011ption					
Name	Description	Settings					
PWC Bit 14	PWM Control—Connects the PWM function to the PWM output pin.	0 = Disconnected (default). 1 = Connected.					
PWP Bit 13	PWM Pin Polarity—Controls the polarity of the PWM output during the active time of the pulse, defined as time between output compare and PWCNT rollover.	0 = Active-high polarity (default). 1 = Active-low polarity.					
FO4 Bit 12 FO3 Bit 11 FO1 Bit 10	Forced Output Compare—Writing 1 to FOC1 imm compare state programmed in the associated OM1 affected. Setting FOC3 and FOCC4 have no effect Each FOC bit is self-negating, i.e., always reads 0.	[1:0] bits. The OF1 flag in TPWSR is not because these functions are not pinned out.					
IM2[1:0] Bits 9–8 IM1[1:0] Bits 7–6	Input Capture Operating Mode—Each pair of bits determines the input signal edge that triggers the associated input compare response.	00 = Disabled (default). 01 = Rising edge. 10 = Falling edge. 11 = Both edges.					
OM1[1:0] Bits 1–0	These bits determine the OC1 output response when the compare 1 function is triggered.	00 = Timer disconnected from pin (default). 01 = Toggle output. 10 = Clear output. 11 = Set output.					



Each of the bits in this register is cleared by writing it with 1. Writing zero to a bit has no effect.


Table 9-6. TPWSR Description

Name	Description	Settings
	P. C.	3
PWO Bit 7	PWM Count Rollover —Indicates if PWCNT has rolled over.	0 = PWCNT has not rolled over (default) 1 = PWCNT has rolled over since PWO was last cleared
TOV Bit 6	Timer Count Overflow —Indicates if TCNT has overflowed.	0 = TCNT has not overflowed (default) 1 = TCNT has overflowed since TOV was last cleared
PWF Bit 5	PWM Output Compare Flag —Indicates whether the PWM compare occurred.	0 = PWM compare has not occurred (default) 1 = PWM compare has occurred since PWF was last cleared
IF2 Bit 4 IF1 Bit 3	Input Capture Flags—Each bit indicates that the associated input capture function has occurred	0 = Capture has not occurred (default) 1 = Capture has occurred since IF bit was last cleared
OF4 Bit 2 OF3 Bit 1 OF1	Output Compare Flags—Each bit indicates that the associated output compare function has occurred	0 = Compare has not occurred (default) 1 = Compare has occurred since OF bit was last cleared
Bit 0		

Freescale Semiconductor, Inc.

GP Timer and PWM


9-16




Note: Either the ETPW bit in the NIER or the EFTPW bit in the FIER must be set in order to generate any of the interrupts enabled in the TPWIR (see page 7-7).

Table 9-7. GNRC Description

Name	Description	Settings
PWOIE Bit 7	PWM Count Rollover Interrupt Enable	0 = Interrupt disabled (default) 1 = Interrupt generated when corresponding TPWSR flag bit is set
TOVIE Bit 6	Timer Count Overflow Interrupt Enable	- IT WOR hay bit is set
PWFIE Bit 5	PWM Output Compare Flag Interrupt Enable	
IF2IE Bit 4	Input Capture 2 Interrupt Enable	
IF1IE Bit 3	Input Capture 1 Interrupt Enable	
OF4IE Bit 2	Output Compare 4 Interrupt Enable	
OF3IE Bit 1	Output Compare 3 Interrupt Enable	
OF1IE Bit 0	Output Compare 1 Interrupt Enable	



When TCNT equals the value stored in one of these registers, the corresponding output compare function is triggered.



When TCNT equals the value stored in one of these registers, the corresponding input compare function is triggered.

PWC	R	PWM Output Compare Register											\$0020_6012			
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
PWOR[15:0]																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

When PWCNT equals the value written to this register, the pulse is initiated.

TCN	Γ			Timer Counter												\$0020_6014			
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0			
								TCNT	[15:0]										
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

This read-only register reflects the value of the GP timer counter, TCNT.

PWM	IR		PWM Modulus Register											\$0020_6016		
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
	PWMR[15:0]															
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The value written to this register is loaded into the PWCNT when the PWM is enabled and each time PWCNT rolls over. The PWCNT roll-over period equals the value loaded + 1.

PWC	NT			PWM Counter											\$0020_6018		
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0	
	PWCNT[15:0]																
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

This read-only register reflects the value of the PWM counter, PWCNT.



GP Timer and PWM



Chapter 10 Protocol Timer

The Protocol Timer (PT) serves as the control module for all radio channel timing. It relieves the MCU from the event scheduling associated with radio communication protocol so that software need only reprogram the PT once per frame or less. The events the PT can generate include the following:

- **QSPI triggers** can be used to program external devices that have SPI ports.
- External events driven on the PT pins TOUT[15–0] can be used to control external devices.
- MCU and DSP interrupts can be used in a variety of ways, for example to alert the cores to prepare for a change to a different channel or slot.
- Transmit and Receive Macros with programmable delays generate repeating event sequences with a single event call. A transmit and receive macro can run simultaneously.
- Control events governing PT operation and synchronization.

Each of these events can be represented by an event code in the protocol timer's event table. Each entry that contains an event code is paired with a Time Interval Count (**TIC**) value. The entries are written in order of decreasing TIC value. As the value in a down counter matches each TIC value, an event represented by the corresponding event code is generated. The result is a series of events with specific timing and sequence.

10.1 Protocol Timer Architecture

This section describes the PT functional blocks, including the timing components, event table, and event generation hardware.

A block diagram of the PT is shown in Figure 10-1.




Figure 10-1. Protocol Timer Block Diagram



10.1.1 Timing Signals and Components

The Time Interval Clock Generator (TICG) generates the primary timing PT reference signal, the Time Interval Clock (TICK). This signal is related to symbol duration, and typically functions as a sub-symbol clock.

TICK drives two timing chains. The primary timing chain generates event timing. It contains a Channel Time Interval Counter (CTIC) which drives a Channel Frame Counter (CFC). The primary chain has a programmable modulus. The auxiliary chain, which has a fixed modulus, is used as a time slot reference. This chain contains a Reference Slot Prescale Counter (RSPC) which drives a Reference Slot Counter (RSC).

10.1.1.1 Time Interval Clock Generator

The TICG is a 9-bit programmable prescaler that divides MCU_CLK to generate the PT reference clock, TICK. The TICK frequency range is MCU_CLK/2 to MCU_CLK/512. The TICG modulus value is programmed in the Time Interval Modulus Register (TIMR), which is loaded into the TICG when the PT is enabled and when TICG rolls over. The TICG cannot be read or directly written.

10.1.1.2 Channel Time Interval Counter

The CTIC is a programmable read/write, free-running 14-bit modulo down counter decremented by the TICK signal. It is used to trigger frame table events and generate the frame reference signal Channel Frame Expire (CFE). An event is triggered each time the value in CTIC matches the TIC value pointed to in a Frame Table. CFE is asserted when the CTIC decrements to zero, which can trigger a Channel Frame Interrupt (CFI) to the MCU if the CFIE bit in the Protocol Timer Interrupt Enable Register (PTIER) is set. CTIC rolls over to a modulo value contained in the Channel Time Interval Modulus Register (CTIMR), which is usually the number of TICKs in a radio channel frame.

The PT can be synchronized to radio channel timing by reloading CTIC at a specific time. This can be done either by writing CTIC directly or writing a new value to CTIMR (if needed) and generating a reload_counter event.

10.1.1.3 Channel Frame Counter

The CFC is a programmable read/write, free-running 9-bit modulo down counter decremented by the CFE signal. It is used to count channel frames. If the CFNIE bit in the PTIER is set, the CFC generates a Channel Frame Number Interrupt (CFNI) when it decrements to zero. The CFC rolls over to a modulo value contained in the Channel Frame Modulus Register (CFMR).



10.1.1.4 Reference Slot Prescale Counter

The RSPC is a programmable 12-bit free-running down counter decremented by TICK. The output of the counter is a slot reference signal, Reference Slot Expire (RSE), which drives the RSC. The RSPC rolls over to a value stored in the Reference Slot Prescale Modulus Register (RSPMR). The RSPC can be bypassed by setting the SPBP bit in the Protocol Timer Control Register (PTCR), so that TICK drives the RSC directly.

10.1.1.5 Reference Slot Counter

The RSC is a programmable 8-bit read/write free-running down counter decremented by RSE. It can be used, for example, to keep track of slot timing in an adjacent cell. If the RSNIE bit in the PTIER is set when the RSC decrements to zero, a Reference Slot Number Interrupt (RSNI) is generated. The RSC rolls over to a modulo value contained in the Reference Slot Modulus Register (RSMR).

10.1.2 Event Table

The event table is a 128-doubleword dual-port RAM starting at the base of the protocol timer peripheral space, \$0020_3000. Each entry contains a 14-bit field and a 7-bit field; all fields are halfword-aligned. The event table can be dynamically partitioned into two frame tables, two macro tables and two delay tables by initializing the base address registers FTBAR, MTBAR, and DTPTR respectively. A frame table, a receive macro, and a transmit macro can all be active simultaneously. Figure 10-2 shows the structure of the event table.

Note: The base address and pointer registers contain entry numbers. The actual address in MCU memory is equal to \$0020_3000 plus 4 times the entry number.

The MCU can read and write the event table, whether or not the PT is enabled. PT control logic has read-only access to the event table. Arbitration logic ensures that the event table is accessed correctly, adding wait states to MCU cycles when necessary.






Figure 10-2. Event Table Structure

10.1.3 Event Generation

The components involved in generating events in the PT include a Frame Table Event Comparator, two Macro Timing Control Units, an Event Control Unit, and an Interrupt Generator.

The Frame Table Event Comparator (FTEC) fetches the Absolute Time Interval Count (ATIC) in the Frame Table entry pointed to by the Frame Table Pointer Register (FTPTR). The FTEC compares its ATIC value with the current value of CTIC. When the values match, the pointer is incremented to the next entry in the table and the FTEC generates an internal signal, FT Hit, initiating activity corresponding to the entry's event code. The PT

Freescale Semiconductor, Inc.

Protocol Timer Architecture

can be configured so that several events with the same ATIC value are triggered in succession.

There are two Macro Timing Control Units (MTCUs), one each for the receive macro and the transmit macro. The MTCU for the receive macro loads a down counter with the relative time interval count (RTIC) in the entry in the Receive Macro Table pointed to by the Receive Macro Table Pointer (RxPTR) field in the Macro Table Pointer Register (MTPTR). When the counter reaches zero, the receive MTCU generates an internal signal, Rx Hit, initiating activity corresponding to the entry's event code. The pointer is then incremented to the next entry in the table. In similar fashion, the transmit macro uses the Transmit Macro Table Pointer (TxPTR) in MTPTR to generate Tx Hit.

The Event Control Unit (ECU) responds to FT Hit, Tx Hit, or Rx Hit by reading the event code (EC) associated with the table entry that generated the hit. The ECU decodes the EC and initiates one of the following events:

- Force one of the 15 TOUT pins high or low.
- Issue one of the eight QSPI triggers.
- Control event table sequencing.
- Alert the interrupt controller to generate one of these interrupts:
 - one of the three MCU interrupts
 - DSP interrupt (DSP \overline{IRQD})
 - one of the 16 DSP vector interrupts.

In addition, the ECU can initiate a Transmit or Receive Macro. (A macro cannot initiate another macro.)

The Interrupt Controller receives inputs from the ECU, CFC, RSC, and Error Detector to generate the appropriate interrupt. Error detection is described in Section 10.2.4 on page 10-12. Interrupts are detailed in Section 10.2.5 on page 10-12.



10.2 PT Operation

This section describes all aspects of PT operation, including sequencing and generating events within a frame and in the transmit and receive macros, the various PT operating modes, error detection, and a summary of the interrupts generated by the PT.

10.2.1 Frame Events

The PT provides two frame tables to contain the primary lists of events to be triggered. The base addresses of these tables are stored in the Frame Table Base Address Register (FTBAR). Each entry in a frame table has a 14-bit Absolute TIC field and a 7-bit Event Code field, as shown in Figure 10-3.

Only one of the frame tables is active at a given time; the inactive table can be updated for later use. The active table can be switched by encoding an end_of_frame_switch or table_change command. If the active table is Frame Table 1, it can be switched to Frame Table 0 with the end_of_frame_halt command.




Figure 10-3. Frame Table Entry

Frame table entries are subject to the following restrictions:

- 1. All entries in each frame table must be in sequential order, i.e., with decreasing ATIC fields.
- 2. The ATIC value of each entry in a frame table must be less than the CTIC modulus, CTIMR.
- 3. An end_of_frame command must be executed before CTIC rolls over.
- 4. The delay and end_of_macro events are for macros only.
- 5. Writing to a frame table entry that is currently being executed can generate erratic results. To guard against this possibility, MCU software can be written so as not to write to the active frame table.

When the protocol timer is enabled or exits the HALT state, FTPTR is initialized to the first entry in frame table 0 (the FTBA0 field in FTBAR). When the value in CTIC matches

the ATIC field pointed to by FTPTR, the FTEC asserts an internal Frame Hit signal to the ECU, which generates the event specified by the EC field of the FTPTR entry. FTPTR is then incremented. The cycle repeats until one of the end_of_frame commands or the table_ change command is executed. Each of these commands reinitializes FTPTR to the first entry of one of the frame tables.

Out of reset, the PT operates in single event mode. An event is triggered only when the CTIC is equal to the event's ATIC field in the frame table. If the next event in the table has the same ATIC number, that event will not be executed until CTIC equals the ATIC value in the following frame. Setting the MULT bit in the PTCR enables multiple event mode, in which an event can also be triggered if the ATIC field is greater than CTIC. In this case, a series of events in a frame table with the same ATIC value are executed sequentially, one CTIC count apart.

10.2.2 Macro Tables

The protocol timer can generate a separate, independent sequence of events for both a transmission burst and a receive burst. Both of these sequences, or macros, can run concurrently with the basic frame table sequence. Each of the macros occupies a partition in the event table referred to as a macro table. Each macro is called as an event from the frame table. In most cases, the transmit and receive macro tables only need to be written at initialization, providing a substantial reduction in MCU overhead.

Unlike frame table events, which are based on the absolute value in CTIC, macro events are timed relative to the previous macro event. Each entry in a macro table has a 14-bit Relative TIC field and a 7-bit Event Code field, as shown in Figure 10-4. The RTIC value represents the delay, in timer intervals, from the previous macro event (or from the macro call for the first macro event) to the event specified in the EC field. An RTIC value of 0 or 1 generates the event at the next time interval.




Figure 10-4. Macro Table Entry

When a receive macro is called, RxPTR is initialized to the first entry in the receive macro table. The address of this first entry is contained in the RxBAR field in the Macro Table



Base Address Register (MTBAR). The RTIC value of this first entry is loaded into a 14-bit down counter in the receive MTCU. When this counter, decremented by the TICK signal, reaches zero, the MTCU asserts an internal Rx Hit signal to the ECU, which generates the event signal specified by the EC field of the macro pointer entry. The macro pointer is incremented, and the cycle repeats until an end_of_macro command is executed.

The transmit macro operates in similar fashion. The base address of the transmit macro table is stored in the TxBAR field in MTBAR. The TxPTR field in MTPTR is the address pointer. A transmit MTCU generates an internal Tx Hit signal to the ECU.

Macro table entries are subject to the following restrictions:

- 1. A macro cannot invoke another macro (i.e., macros cannot be nested).
- 2. Commands that affect frame table operation, which include all end_of_frame commands and the table_change command, are for frame tables only.
- 3. The last entry in a macro must be the end_of_macro command.

10.2.2.1 Delay Event

The delay event invokes a programmed delay of a specified number of frames and time intervals before the next command in the macro is executed. This event is only valid in macros, and cannot appear in the frame tables.

There are actually eight event codes for invoking the receive macro and eight for the transmit macro. Each of these event codes specifies a different entry in the receive or transmit delay table to be used when the macro calls a delay event. Each delay table entry contains a 7-bit frame delay (FD) and a 14-bit time interval delay (TID), as shown in Figure 10-5.




Figure 10-5. Delay Table Entry

When a receive macro is called, the delay index (0 through 7) determined by the particular event code used for the call is loaded into the Receive Delay Pointer (RDPTR) field in the Delay Table Pointer (DTPTR). This number represents the offset from the Receive Delay Table Base Address (RDBA), encoded in the DTPTR at initialization. Thus, DTPTR

points to a specific number of frame delays and time interval delays invoked each time the macro uses the delay command. For example, if a frame table entry calls Rx_macro2, the TID and the FD are read from the third entry of the receive delay table. When this macro calls a delay, the event after it is delayed by a total of

[(FD * (time intervals per frame)) + TID] time intervals.

The transmit macro works in similar fashion using the TDBA and TDPTR fields in DTPTR to point to an entry in the transmit delay table.

10.2.3 Operating Modes

The PT provides control bits to determine enable, halt, and low power operation. The various operating modes are summarized in Table 10-1.

Exit from **Entry to Mode** Mode Description Activity Mode Clocks and **Event Counters Execution** Timer disabled; GPIO activity Disabled disabled disabled TE=0 TE=1 only Normal Full PT operation enabled enabled TE=1 TE=0 HALT PT enters HALT state Set HLTR bit or Clear THS and enabled disabled **HLTR** bits end_of_frame_ halt command MCU enters DOZE mode with enabled enabled MCU enters MCU exits DOZE, TDZD=0 peripheral active. DOZE mode DOZE mode DOZE. MCU enters DOZE mode with disabled disabled TDZD=1 peripheral stop **STOP** MCU in STOP mode disabled disabled MCU enters MCU exits STOP mode STOP mode

Table 10-1. Protocol Timer Operation Mode Summary

10.2.3.1 Enabling the PT

The PT is enabled by setting the TE bit in PTCR. If the TIME bit in PTCR is set, the PT is enabled immediately; if TIME is cleared, PT operation starts at the first CFE after TE is set. The TIME bit should only be changed while the PT is disabled (TE cleared).

Setting the TE bit initializes the PT counters as follows:

- The value in the TIMR is loaded into the TICG.
- The value in the CTIMR is loaded into the CTIC.



- The value in the RSPMR is loaded into the RSPC.
- The value in the RSMR is loaded into the RSC.

10.2.3.2 Halting the PT

PT event execution can be halted in one of two ways:

- 1. Executing the end_of_frame_halt command at the end of a table. Frame table event execution stops immediately.
- 2. Setting the HLTR bit in PTCR. Frame table event execution continues until one of the end_of_frame commands (event codes \$7A-\$7C) is executed.

In either event, the THIP bit in the PTIER is set to indicate that the PT is in the process of halting.

Note: The PTCR should not be written while a halt is in process, or erratic behavior can result.

If the MTER bit in PTCR is set, macro activity stops immediately after the end_of_frame event is executed. If MTER is cleared, macro activity continues until the end_of_macro command. When all PT activity has finished, the THS bit in PTSR is set to indicate that the PT is in halt mode. A timer halt interrupt is asserted if the THIE in PTIER is set.

During halt mode, the PT counters and registers remain active. The PT remains in halt mode until the THS bit is cleared by writing it with 1. Event table execution resumes at the beginning of frame table 0.

10.2.3.3 PT Operation in Low Power Modes

The PT remains active in MCU WAIT mode, and also in DOZE mode if the TDZD bit in TCTR is cleared. When the MCU enters STOP mode (or DOZE mode if TDZD set), PT activity immediately stops, and all PT counters and registers are frozen.

For proper PT operation, the following steps should be taken before entering DOZE mode (when the TDZD bit in the PTCR is set) or STOP mode:

- 1. Halt the PT with an end_of_frame_halt command or by setting HLTR.
- 2. Wait for THS to be asserted.
- 3. Disable the PT by clearing TE.

When the MCU wakes up, software must reenable the PT by setting the TE bit.



10.2.4 Error Detection

The PT's error detector monitors for three types of error during PT activity. It sets a bit in the PTSR when an error is detected, and generates a Protocol Timer Error Interrupt (**TERI**) if the TERIE bit in PTIER is set. These errors include:

- End Of Frame Error. A CFE has occurred but the timer has not sequenced through one of the end of frame commands (EC = \$7A-\$7C). EOFE is set.
- Macro Being Used Error. A frame table calls a macro that is already active. MBUE is set.
- Pin Contention Error. Contradicting values drive a PT output pin during the same Time Interval. PCE is set.

10.2.5 Interrupts

Table 10-2 is a summary of the interrupts generated by the PT.

Table 10-2. Protocol Timer Interrupt Sources

Acronym	Name	Source
CFI	Channel Frame Interrupt	Channel Frame Expire (CFE) signal (CTIC output)
CFN	Channel Frame Number Interrupt	Channel Frame Counter (CFC) expires
RSNI	Reference Slot Number Interrupt	Reference Slot Counter (RSC) expires
MCUI0 MCUI1 MCUI2	MCU Interrupt 0 MCU Interrupt 1 MCU Interrupt 2	mcu_int0 event mcu_int1 event mcu_int2 event
DSPI	DSP Interrupt	dsp_int event
DVI0 DVI1 DVI15	DSP Vector Interrupt 0 DSP Vector Interrupt 1 DSP Vector Interrupt 15	CVR0 event CVR1 event CVR15 event
TERI	Timer Error Interrupt	End of Frame Error (EOFE) Macro Being Used Error (MBUE) Pin Contention Error (PCE)
THI	Timer Halt Interrupt	end_of_frame_halt command HLTR bit in PTCR set

The PT interrupt generator provides four outputs to the MCU interrupt controller. Each of the first three is dedicated to a single interrupt source: MCUI0, MCUI1 and MCUI2. The fourth output is a logical OR combination of DVI, CFI, CFNI, RSNI, TERI and THI.



Note: To enable the reception of CFI, CFNI, and RSNI during a halt state, the THIE bit in the PTIER should be cleared after the PT is halted.

The PT provides for 16 DSP vectored interrupts (DVIs) through the CVR15–0 events, each of which specifies its own DSP vector addresses on VAB[7–0]. Another event, dsp_int, affects the DSP indirectly by generating DSP $\overline{\text{IRQD}}$ through the MDI. Refer to the description of the MTIR bit in the MSR on page 5-21. Dsp_irq differs from the CVR events in that it can wake the DSP from STOP mode.

10.2.6 General Purpose Input/Output (GPIO)

Any of the eight PT output pins TOUT15–0 can be configured as GPIO. GPIO functionality is determined by three registers:

- The Protocol Timer Port Control Register (PTPCR) determines which pins are GPIO and which function as PT pins.
- The Protocol Timer Direction Register (PTDDR) configures each GPIO pin as either an input or output
- The Protocol Timer Port Data Register (PTPDR) contains input data from GPI pins and data to be driven on GPO pins.

GPIO register functions are summarized in Table 10-3.

Table 10-3. PT Port Pin Assignment

PTPCR[i]	PTDDR[i]	Port Pin[i] Function
1	Х	Protocol Timer
0	0	GP input
0	1	GP output



10.3 PT Event Codes

Table 10-4 lists the 128 possible PT events and their corresponding event codes.

Table 10-4. Protocol Timer Event List

Table 10-4. Protocol filler Event List											
Event Name	Event Code	Description									
Tx_macro0 ¹	\$00	Start Tx macro with delay 0									
Tx_macro1	\$01	Start Tx macro with delay 1									
Tx_macro2	\$02	Start Tx macro with delay 2									
Tx_macro3	\$03	Start Tx macro with delay 3									
Tx_macro4	\$04	Start Tx macro with delay 4									
Tx_macro5	\$05	Start Tx macro with delay 5									
Tx_macro6	\$06	Start Tx macro with delay 6									
Tx_macro7	\$07	Start Tx macro with delay 7									
Rx_macro0	\$08	Start Rx macro with delay 0									
Rx_macro1	\$09	Start Rx macro with delay 1									
Rx_macro2	\$0A	Start Rx macro with delay 2									
Rx_macro3	\$0B	Start Rx macro with delay 3									
Rx_macro4	\$0C	Start Rx macro with delay 4									
Rx_macro5	\$0D	Start Rx macro with delay 5									
Rx_macro6	\$0E	Start Rx macro with delay 6									
Rx_macro7	\$0F	Start Rx macro with delay 7									
Negate_Tout0 ²	\$10	Tout0 = 0									
Assert_Tout0	\$11	Tout0 = 1									
Negate_Tout	\$12	Tout1 = 0									
Assert_Tout1	\$13	Tout1 = 1									
Negate_Tout2	\$14	Tout2 = 0									
Assert_Tout2	\$15	Tout2 = 1									
Negate_Tout3	\$16	Tout3 = 0									
Assert_Tout3	\$17	Tout3 = 1									
Negate_Tout4	\$18	Tout4 = 0									
Assert_Tout4	\$19	Tout4 = 1									
Negate_Tout5	\$1A	Tout5 = 0									
Assert_Tout5	\$1B	Tout5 = 1									
Negate_Tout6	\$1C	Tout6 = 0									
Assert_Tout6	\$1D	Tout6 = 1									
Negate_Tout7	\$1E	Tout7 = 0									



Table 10-4. Protocol Timer Event List (Continued)

Event Name	Event Code	Description
Assert_Tout7	\$1F	Tout7 = 1
Negate_Tout8	\$20	Tout8 = 0
Assert_Tout8	\$21	Tout8 = 1
Negate_Tout9	\$22	Tout9 = 0
Assert_Tout9	\$23	Tout9 = 1
Negate_Tout10	\$24	Tout10 = 0
Assert_Tout10	\$25	Tout10 = 1
Negate_Tout11	\$26	Tout11 = 0
Assert_Tout11	\$27	Tout11 = 1
Negate_Tout12	\$28	Tout12 = 0
Assert_Tout12	\$29	Tout12 = 1
Negate_Tout13	\$2A	Tout13 = 0
Assert_Tout13	\$2B	Tout13 = 1
Negate_Tout14	\$2C	Tout14 = 0
Assert_Tout14	\$2D	Tout14 = 1
Negate_Tout15	\$2E	Tout15 = 0
Assert_Tout15	\$2F	Tout15 = 1
Trigger0	\$30	Activate QSPI Trigger 0
Trigger1	\$31	Activate QSPI Trigger 1
Trigger2	\$32	Activate QSPI Trigger 2
Trigger3	\$33	Activate QSPI Trigger 3
reserved	\$3F-\$34	Reserved for future use
CVR0	\$40	DSP vector Interrupt 0
CVR1	\$41	DSP vector Interrupt 1
CVR2	\$42	DSP vector Interrupt 2
CVR3	\$43	DSP vector Interrupt 3
CVR4	\$44	DSP vector Interrupt 4
CVR5	\$45	DSP vector Interrupt 5
CVR6	\$46	DSP vector Interrupt 6
CVR7	\$47	DSP vector Interrupt 7
CVR8	\$48	DSP vector Interrupt 8
CVR9	\$49	DSP vector Interrupt 9
CVR10	\$4A	DSP vector Interrupt 10
CVR11	\$4B	DSP vector Interrupt 11
CVR12	\$4C	DSP vector Interrupt 12
	•	



PT Event Codes

Table 10-4. Protocol Timer Event List (Continued)

Event Name	Event Code	Description
CVR13	\$4D	DSP vector Interrupt 13
CVR14	\$4E	DSP vector Interrupt 14
CVR15	\$4F	DSP vector Interrupt 15
reserved	\$57-50	Reserved for future use
mcu_int0	\$58	Assert MCUINT0 signal
mcu_int1	\$59	Assert MCUINT1signal
mcu_int2	\$5A	Assert MCUINT2 signal
reserved	\$5B-\$5F	Reserved for future use
dsp_int	\$60	Assert DSPINT signal
reserved	\$77-61	Reserved for future use
reload_counter	\$78	Load CTIMR register to CTIC.
table_change ³	\$79	Load first opcode of non-active table.
end_of_frame_halt ³	\$7A	Last event of frame and PT halt.
end_of_frame_repeat ³	\$7B	Last event of frame and load first opcode of current table.
end_of_frame_switch ³	\$7C	Last event of frame and load first opcode of non-active table.
end_of_macro ⁴	\$7D	Last macro event.
delay ⁴	\$7E	Activate delay.
nop	\$7F	No operation

- 1. Macros can only be called from the frame tables.
- 2. The $negate/assert_Tout_n$ events are the only events that affect external pins.
- 3. Can be activated only from frame table.
- 4. Can be activated only from macro table.



10.4 PT Registers

Table 10-5 is a summary of the 19 user-programmable PT control and GPIO registers, including the acronym, bit names, and address (least-significant halfword) of each register. The most-significant halfword of all register addresses is \$0020.

	Table 10-5. Protocol Timer Register Summary																	
PTCR	15	14	13	12	11	10	9	8	7	6		5	4		3	2	1	0
\$3800							RSCE	CFCE		MULT	Γ	HLTR	SPBP	T	DZD	MTER	TIME	TE
PTIER	15	14	13	12)	11	10	9	8	7	6	5	5 4		3	2	1	0
\$3802				TER	IE .	ГНІЕ	DVIE	DSIE				MCI	E[2:0]			RSNIE	CFNIE	CFIE
PTSR	15	14	13	3	12	1	1 10) 9	8	7		6	5	4	3	2	1	0
\$3804		PCE	MBI	JE	EOFE	E TH	IS D\	/I DS	PI			М	CUI[2:0]			RSNI	CFNI	CFI
PTEVR	15	14	1	3	12	11	10	9	8	7	(6	5 4		3	2	1	0
\$3806															THIP	TXMA	RXMA	ACT
TIMR	15	14	,	13	12	11	10	9	8	7		6	5	4	3	2	1	0
\$3808													TII	PV[8:0]			
CTIC	15	14		13	12	11	10	9	8	7		6	5	4	3	2	1	0
\$380A										СТ	IV[13:0]						
CTIMR	15	14	. 1	13	12	11	10	9	8	7		6	5	4	3	2	1	0
\$380C										CTI	PV	[13:0]						
CFC	15	14		13	12	11	10	9	8	7		6	5	4	3	2	1	0
\$380E													CF	CV	[8:0]			
CFMR	15	14		13	12	11	10	9	8	7		6	5	4	3	2	1	0
\$3810													CF	PV	[8:0]			
RSC	15	14		13	12	11	10	9	8	7		6	5	4	3	2	1	0
\$3812													RS	CV	[8:0]			
RSMR	15	14		13	12	11	10	9	8	7		6	5	4	3	2	1	0
\$3814													RS	PV	[8:0]			
PTPCR	15	14	, ,	13	12	11	10	9	8	7		6	5	4	3	2	1	0
\$3816									PTP	C[15:0)]							
PTDDR	15	14	, ,	13	12	11	10	9	8	7		6	5	4	3	2	1	0
\$3818									PTD	D[15:0)]							
PTPDR	15	14		13	12	11	10	9	8	7		6	5	4	3	2	1	0
\$381A									PTP	D[15:0)]							
FTPTR	15	14		13	12	11	10	9	8	7		6	5	4	3	2	1	0
\$381C														FTI	PTR[7:	0]		
MTPTR	15	14		13	12	11	10	9	8	7		6	5	4	3	2	1	0
\$381E					T	xPTR	[6:0]								RxPTI	R[6:0]		





Freescale Semiconductor, Inc.

PT Registers

FTBAR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
\$3820		FTBA1[6:0]								FTBA0[6:0]							
MTBAR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
\$3822				T	BAR[6	:0]				RxBAR[6:0]							
DTPTR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
\$3824			TDB/	A[3:0]		TDPTR[2:0]				RDBA[3:0]				RDPTR[2:0]			
RSPMR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
\$3826				RSPMV[12:0]													




10.4.1 PT Control Registers

PTCF	₹				Proto	ocol -	Time	r Con	itrol	Regis	ster			\$00)20_;	3800
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
							RSCE	CFCE		MULT	HLTR	SPBP	TDZD	MTER	TIME	TE
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 10-6. PTCR Description

Table 10-6. PTCR Description					
Name	Description	Settings			
RSCE Bit 9	Reference Slot Counter Enable	0 = Disabled (default). 1 = Enabled.			
CFCE Bit 8	Channel Frame Counter Enable	0 = Disabled (default). 1 = Enabled.			
MULT Bit 6	Multiple Event Mode Enable—Setting this bit allows a series of events in a frame table with the same ATIC value to be executed sequentially.	0 = Single event mode (default).1 = Multiple event mode.			
HLTR Bit 5	Halt Request—Setting this bit halts PT operation at the next end_of_frame event. Macros may or may not complete depending on the state of the MTER bit.	0 = No halt request (default). 1 = Halt request.			
SPBP Bit 4	Slot Prescaler Bypass—This bit determines if RSC is driven by the prescaler output (RSE) or the TICK signal.	0 = Not bypassed—RSC input = TICK/2400(default). 1 = Bypassed—RSC input = TICK.			
TDZD Bit 3	Timer DOZE Disable	0 = PT ignores DOZE mode (default). 1 = PT stops in DOZE mode.			
MTER Bit 2	Macro Termination—This bit determines if macros are allowed to complete (i.e., continue to run until the end_of_macro command) when a halt event or halt request is issued.	0 = Macros run to completion (default). 1 = Macros halted immediately.			
TIME Bit 1	Timer Initiate Enable—This bit determines if event execution begins immediately or waits for the next frame signal (CFE) after the PT is enabled (TE set) or the PT exits the halt state.	0 = Execution delayed until next CFE (default). 1 = Execution begins immediately after TE is set or halt state terminates, as soon as CTIC equal the first ATIC value in the event table.			
TE Bit 0	Timer Enable —This bit is a "hard" enable/disable of PT activity. Clearing TE stops all PT activity immediately, regardless of the state of MTER.	0 = PT disabled (default). 1 = PT enabled.			

PT Registers



Note: The conditions in Table 10-7 must be met in addition to setting the individual interrupt enable bits in the PTIER:


Table 10-7. Additional Conditions for Generating PT Interrupts

PTIER Bit	Additional Conditions
MCIE2	Set EPT2 bit in the NIER or EFPT2 bit in the FIER.
MCIE1	Set EPT1 bit in the NIER or EFPT1 bit in the FIER.
MCIE0	Set EPT0 bit in the NIER or EFPT0 bit in the FIER.
TERIE THIE DVIE RSNIE CFNIE CFIE	Set EPTM bit in the NIER or EFPTM bit in the FIER.
DSIE	Write the IDPL field in the IPRC with a non-zero value.

The NIER and FIER registers are described on page 7-7. The IPRC register is described on page 7-16.

Table 10-8. PTIER Description


Name	Description	Settings
TERIE Bit 12	Timer Error Interrupt Enable—Enables an MCU interrupt when a timer error has been detected (see Section 10.2.4 on page 10-12).	0 = Interrupt disabled (default). 1 = Interrupt enabled.
THIE Bit 11	Timer HALT Interrupt Enable—Enables an MCU interrupt when the PT enters the halt state either from a frame table command or setting the HLTR bit in PTCR.	
DVIE Bit 10	DSP Vector Interrupt Enable —Enables an MCU interrupt when a CVR command is executed.	
DSIE Bit 9	DSP Interrupt Enable—Enables a DSP IRQD interrupt to the DSP through the MDI when a dsp_int command is executed.	
MCIE2 Bit 6	MCU Interrupt 2 Enable—Enables an MCU interrupt when an mcu_int2 command is executed.	
MCIE1 Bit 5	MCU Interrupt 1 Enable—Enables an MCU interrupt when an mcu_int1 command is executed.	
MCIE0 Bit 4	MCU Interrupt 0 Enable—Enables an MCU interrupt when an mcu_int0 command is executed.	
RSNIE Bit 2	Reference Slot Number Interrupt Enable— enables an MCU interrupt when the RSC decrements to zero.	
CFNIE Bit 1	Channel Frame Number Interrupt Enable— Enables an MCU interrupt when the CFC decrements to zero.	
CFIE Bit 0	Channel Frame Interrupt Enable—Enables an MCU interrupt when the CTIC decrements to zero.	



Each of these bits is cleared by writing it with 1. Writing zero to a bit has no effect.

Table 10-9. PTSR Description

Table 10-9. PTSR Description					
Name	Description	Settings			
PCE Bit 14	Pin Contention Error—Set when two events attempt to drive opposite values to a PT pin simultaneously.	0 = PCE has not occurred (default). 1 = PCE has occurred.			
MBUE Bit 13	Macro Being Used Error—Set when a frame table command calls a macro that is already active.	0 = MBUE has not occurred (default). 1 = MBUE has occurred			
EOFE Bit 12	End of Frame Error—Set when CFE occurs before an end_of_frame command.	0 = EOFE has not occurred (default). 1 = EOFE has occurred.			
THS Bit 11	Timer Halt State—Indicates if the PT is in halt state. Operation resumes from the beginning of frame table 0 when THS is cleared.	0 = Normal mode (default). 1 = Halt mode.			
DVI Bit 10	DSP Vector Interrupt —Set by a CVR event.	0 = DVI has not occurred (default). 1 = DVI has occurred.			
DSPI Bit 9	DSP Interrupt—Set by a dsp_int event.	0 = DSPI has not occurred (default). 1 = DSPI has occurred.			
MCUI2 Bit 6	MCU2 Interrupt—Set by an mcu_int2 event.	0 = MCUI2 has not occurred (default). 1 = MCUI2 has occurred.			
MCUI1 Bit 5	MCU1 Interrupt—Set by an mcu_int1 event.	0 = MCUI1 has not occurred (default). 1 = MCUI1 has occurred.			
MCUI0 Bit 4	MCU0 Interrupt—Set by an mcu_int0 event.	0 = MCUI0 has not occurred (default). 1 = MCUI0 has occurred.			
RSNI Bit 2	Reference Slot Number Interrupt—Set when the RSC decrements to zero.	0 = RSNI has not occurred (default). 1 = RSNI has occurred.			
CFNI Bit 1	Channel Frame Number Interrupt—Set when the CFC decrements to zero.	0 = CFNI has not occurred (default). 1 = CFNI has occurred.			
CFI Bit 0	Channel Frame Interrupt—Set when the CTIC decrements to zero.	0 = CFI has not occurred (default). 1 = CFI has occurred.			



PTEVR is a read-only register.

Table 10-10. PTEVR Description

Name	Description	Settings
THIP Bit 3	Timer Halt in Process —Indicates if the PT is in the process of halting.	0 = Normal mode (default). 1 = Halt mode in progress.
TxMA Bit 2	Transmit Macro Active	0 = Not active(default). 1 = Active.
RxMA Bit 1	Receive Macro Active	0 = Not active(default). 1 = Active.
ACT Bit 0	Active Frame Table	0 = Frame table 0 active (default). 1 = Frame table 1 active.




Table 10-11. TIMR Description

Name		Description			
TIMV Bits 8–0	and wh	Time Interval Modulus Value —This field contains the value loaded into CTIG when the PT is enabled and when the CTIG rolls over. When TIMV = n, the PT reference clock TICK frequency is MCU_CLK/(n+1). This register should be written before the PT is enabled.			
	Note:	In normal operation, TIMR must be greater than 5 to ensure reliable PT event generation. However, TIMR values of 2 to 5 are sufficient for tracking channel activity when the PT does not execute events, such as in low power modes. TIMR values of 0 and 1 are not supported.			




Table 10-12. CTIC Description

Name	Description
CTIV[13:0] Bits 13–0	Channel Time Interval Value—This field contains the current CTIC value. CTIC is described on page 10-3.




Table 10-13. CTIMR Description

Name	Description
CTIMV Bits 13–0	Time Interval Modulus Value —This field contains the value loaded into CTIC when the PT is enabled, when the CTIC rolls over, or when a reload_counter command is executed. The actual CTIC modulus is equal to CTIMV + 1. For example, to obtain a CTIC modulus value of 2400, this field should be written with 2399 (=\$95F).




Table 10-14. CFC Description

Name		Description			
CFCV[8:0] Bits 8–0	Channel Time Interval Value—This field contains the current CFC value. CFC is described on page 10-3.				
	Note:	Writing CFC with zero when it is enabled sets the CFNI bit in PTSR and generates an interrupt if the CFNIE bit in PTIER is set.			




Table 10-15. CFMR Description

Name	Description
CFMV Bits 8–0	Channel Frame Modulus Value—This field contains the value loaded into the CFC when the PT is enabled and when the CFC rolls over. A CFMV value of 0 is not supported. This register should be written before the CFC is enabled.




Table 10-16. RSC Description

Name	Description			
RSCV[8:0] Bits 8-0	Reference Slot Count Value —This field contains the current RSC value. RSC is described on page 10-4.			
	Note: Writing RSC with zero when it is enabled sets the RSNI bit in PTSR and generates an interrupt if the RSNIE bit in PTIER is set.			



Table 10-17. RSMR Description

Name	Description
RSMV[8:0] Bits 8–0	Reference Slot Modulus Value—This field contains the value loaded into RSC when the PT is enabled and when the RSC rolls over. An RSMV value of 0 is not supported. This register should be written before the RSC is enabled.




Table 10-18. FTPTR Description

Name	Description
FTPTR[6:0] Bits 6–0	Frame Table Pointer[6:0]—These read-only bits contain a pointer to the next frame table entry.




Table 10-19. MTPTR Description

Name	Description
TxPTR[6:0] Bits 14–8	Transmit Macro Pointer[6:0] —These read-only bits contain a pointer to the next transmit macro table entry.
RxPTR[6:0] Bits 6–0	Receive Macro Pointer[6:0]—These read-only bits contain a pointer to the next receive macro table entry.




Table 10-20. FTBAR Description

Name	Description
FTBA1[6:0] Bits 14–8	Frame Table 1 Base Address[6:0] —These bits specify the offset from the beginning of PT RAM (\$0020_3000) of the the first entry in Frame Table 1. They should be initialized before the PT is enabled.
FTBA0[6:0] Bits 6–0	Frame Table 0 Base Address[6:0]—These bits specify the offset from the beginning of PT RAM of the the first entry in Frame Table 0. They should be initialized before the PT is enabled.



Table 10-21. MTBAR Description

Name	Description
TxBA1[6:0] Bits 14–8	Transmit Macro Base Address[6:0] —These bits specify the offset from the beginning of PT RAM of the the first entry in the transmit macro. They should be initialized before the first transmit macro is activated.
RxBA0[6:0] Bits 6–0	Receive Macro Base Address[6:0] —These bits specify the offset from the beginning of PT RAM of the the first entry in the receive macro. They should be initialized before the first receive macro is activated.




Table 10-22. DTPTR Description

Name	Description
TDBA[3:0] Bits 14–11	Transmit Macro Delay Table Base Address[3:0] —These bits determine the location in memory of the first entry in the transmit macro delay table. They contain the four most significant bits of the 7-bit offset from the beginning of PT RAM. TDBA should be initialized before the first transmit macro is activated.
TDPTR[2:0] Bits 10–8	Transmit Macro Delay Pointer[2:0] —These read-only bits are the three-bit offset from TDBA that point to the delay table entry of the active transmit macro. They are specified by the particular event code that called the macro.
RDBA[3:0] Bits 6–3	Receive Macro Delay Table Base Address[3:0]—These bits determine the location in memory of the first entry in the receive macro delay table. They contain the four most significant bits of the 7-bit offset from the beginning of PT RAM. RDBA should be initialized before the first receive macro is activated.
RDPTR[2:0] Bits 2–0	Receive Macro Delay Pointer[2:0]—These read-only bits are the three-bit offset from TDBA that point to the delay table entry of the active receive macro. They are specified by the particular event code that called the macro.



PT Registers




Table 10-23. RSPMR Description

Name	Description
RSPMV[12:0] Bits 12–0	Reference Slot Prescale Modulus Value—This field contains the value loaded into the RSPC when the PT is enabled and when the RSPC rolls over. An RSPMV value of 0 is not supported. This register should be written before the PT is enabled. The reset value is 2399 (\$095F), yielding a modulus value of 2400.

10.4.2 GPIO Registers

PTPCR			PT Port Control Register											\$0020_3816			
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0	
								PTPC	[15:0]								
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Table 10-24. PTPCR Description

Name	Description	Settings
PTPC[15:0] Bits 15–0	PT Port Control—Each of these bits determines if the corresponding TOUT pin functions as a PT TOUT pin or GPIO.	0 = GPIO (default). 1 = Protocol timer pin (TOUT)

PTDI	DR		PT Data Direction Register										\$0020_3818			
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
								PTDD	[15:0]							
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 10-25. PTDDR Description

Name	Description	Settings
PTDD[15:0] Bits 15–0	PT Data Direction—For each PT pin that is configured as GPIO, the corresponding PTDD pin determines if it is an input or output.	0 = Input (default). 1 = Output

PTPI	DR	PT Port Data Register												\$0020_381A			
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0	
	PTPD[15:0]																
DECET																	

Table 10-26. PTPDR Description

Name	Description		
PTPD[15:0] Bits 15-0	 PT Port Data—The function of each of these bits depends on how the corresponding TOUT pin is configured. PT Reading PTPDn reflects the internal latch. Writing PTPDn writes the data latch. If the PT is disabled (TE = 0), the PTPDn is the initial state of the TOUT driver. GPI Reading PTPDn reflects the pin value. Writing PTPDn writes the data latch. GPO Reading PTPDn reflects the data latch, which equals the pin value. Writing PTPDn writes the data latch which drives the pin value. 		



10.5 Protocol Timer Programing Example

The following lines illustrate a typical series of entries in the event table.

Frame Table No. 0

Protocol Timer Programing Example

<abs tic=""></abs>	trigger QSPI_0	
<abs tic=""></abs>	Rx_macro0Start	Rx burst timing macro
<abs tic=""></abs>	Tx_macro1start	Tx burst timing macro
<abs tic=""></abs>	trigger CVR5	
<abs tic=""></abs>	Rx_macro2start	Rx burst timing macro
<abs tic=""></abs>	Table_change	

Frame Table No. 1

<abs tic=""></abs>	Rx_macro2start	Rx burst timing macro
<abs tic=""></abs>	DSP_int	DSP interrupt
<abs tic=""></abs>	MCU_int_0	MCU interrupt
<abs tic=""></abs>	trigger QSPI_2	
<abs tic=""></abs>	Tx_macro3start	Tx burst timing macro
<abs tic=""></abs>	End_of_frame_rep	eat

Receive Macro Table

<rel tic=""></rel>	Assert_Tout3	
<rel tic=""></rel>	delay	activate delay
<rel tic=""></rel>	trigger QSPI_1	
<rel tic=""></rel>	Negate_Tout3	
<rel tic=""></rel>	End_of_macro	

Transmit Macro Table

<rel tic=""></rel>	Assert_Tout6	
<rel tic=""></rel>	Assert_Tout7	
<rel tic=""></rel>	trigger CVR2	
<rel tic=""></rel>	delay	activate delay
<rel tic=""></rel>	MCU_int_0	
<rel tic=""></rel>	Negate_Tout6	
<rel tic=""></rel>	End_of_macro	



Chapter 11 UARTs

Two identical Universal Asynchronous Receiver/Transmitter (UART) modules provide communication with external devices such as modems and other serial devices. Key features of each UART include:

- Full duplex operation.
- Full 8-wire serial interface.¹
- Direct support of the Infrared Data Association (IrDA) mechanism.
- Robust receiver data sampling with noise filtering.
- 16-word FIFOs for transmit and receive, block-addressable with the LDM and STM instructions.
- Receiver time-out interrupt option.
- 7- or 8-bit characters with optional even or odd parity and one or two stop bits.
- BREAK signal generation and detection.
- 16x bit clock generator providing bit rates from 300 bps to 525 Kbps.
- Four maskable interrupts.
- \overline{RTS} interrupt providing wake from STOP mode.
- Low power modes.
- Internal or external 16x clock.
- Far-end baud rate can be automatically determined (autobaud).²

Each UART performs all normal operations associated with "start-stop" asynchronous communication. Serial data is transmitted and received at standard bit rates in either NRZ or IrDA format.

Note: The two UARTS are designated as UARTA and UARTB. Their registers, bits, and pins are distinguished by appending the letter A or B to their names. The generic descriptions in this chapter omit these letters.

^{1.} Using GPIO pins for \overline{DSR} , \overline{DCD} , \overline{DTR} , and \overline{RI} .

^{2.} Using the GP timer. This feature is only available in UARTA.



11.1 UART Definitions

The following definitions apply to both transmitter and receiver operation:

Bit Time—The time allotted to transmit or receive one bit of data.

Start Bit—One bit-time of logic zero that indicates the beginning of a data frame. A start bit must begin with a one-to-zero transition.

Stop Bit—One bit-time of logic one that indicates the end of a data frame.

Frame—A series of bits consisting of the following sequence:

- 1. A start bit
- 2. 7 or 8 data bits
- 3. optional parity bit
- 4. one or two stop bits

BREAK—A frame in which all bits, including the stop bit, are logic zero. This frame is normally sent to signal the end of a message or the beginning of a new message.

Framing Error—An error condition in which the expected stop bit is a logic zero. This can be caused by a misaligned frame, noise, a BREAK frame, or differing numbers of data and/or stop bits between the two devices. Note that if a UART is configured for two stop bits and only one stop bit is received, this condition is not considered a frame error.

Parity Error—An error condition in which the calculated parity of the received data bits in a frame differs from the frame's parity bit. Parity error is only calculated after an entire frame is received.

Overrun Error—An error condition in which the receive FIFO is full when another character is received. The received character is ignored to prevent overwriting the existing data. An overrun error indicates that the software reading the FIFO is not keeping up with character reception on the RxD line.

11.2 UART Architecture

This section provides a brief description of the UART transmitter, receiver, clock generator, infrared interface, pins, and frame configuration. A block diagram of the UART is presented in Figure 11-1.




Figure 11-1. UART Block Diagram

11.2.1 Transmitter

The UART transmitter contains a 16-word FIFO (UTX) with one character (byte) per word. Word-aligned characters enable the MCU to perform block writes using the Store Multiple (STM) command. The transmitter adds start, stop and optional parity bits to each character to generate a transmit frame. It then shifts the frame out serially on the UART transmission pin, TxD. One bit is shifted on each cycle of a '1x' transmit clock. It derives the 1x clock from the '16x' clock produced by the clock generator. Transmission can begin as soon as UTX is written, or can be delayed until the far-end receiver asserts the RTS signal. Interrupts can be generated when RTS changes state and when UTX is empty or the number of untransmitted words falls below a programmed threshold. The transmitter is enabled by setting the TxEN bit in UART Control Register 1 (UCR1).

11.2.2 Receiver

The UART receiver contains a 16-word FIFO (URX), one character per word, enabling the MCU to perform block reads using the Load Multiple (LDM) command. It receives bits serially from the UART receive pin, RxD, strips the start, stop, and parity (if present) bits and stores the characters in URX. To provide jitter and noise tolerance, the receiver samples each bit 3 times at mid-bit and applies a voting technique to determine the bit's value. The receiver monitors data for proper frame construction, BREAK characters (all



zeros), parity errors, and receiver overrun. Each of the 16 URX words contains a received character data field, error flags and a 'character ready' flag to indicate when the character is ready to be read. Errors flags include those for frame, parity, BREAK, and receiver overrun, as well as a general error flag. In the event of a receiver overrun, the receiver can deassert the CTS signal to turn off the far-end transmitter. The receiver is enabled by setting the RxEN bit in UCR1. An interrupt can be generated when a programmed number of characters is received or the receiver times out.

11.2.3 Clock Generator

The clock generator provides a 16x clock signal for the transmitter and receiver. The input to the clock generator, CKIH, is divided by a 12-bit value written in the UART Bit Rate Generator Register (UBRGR). In UARTA, an external clock source, applied to the INT7/DTR pin, can be selected by setting the CLKSRC bit in UARTA Control Register 2 (UCR2A). The external clock is not divided down.

11.2.4 Infrared Interface

The Infrared Interface converts data to be transmitted or received as specified in the IrDA Serial Infrared Physical Layer Specification. Each "zero" driven on the TxD pin is a narrow logic high pulse, 3/16 of a bit time in duration; each "one" is a full logic low. The receiver in kind interprets a narrow pulse on RxD as a "zero" and no pulse as a "one". External circuitry is required to drive an infrared LED with TxD and to convert received infrared signals to electrical signals for RxD. The Infrared Interface is enabled by setting the IREN bit in UCR1.

11.2.5 **UART Pins**

The DSP56654 provides pins for RTS, CTS, TxD, and RxD for both UARTs. In UARTA, these signals are multiplexed with signals from other peripherals (refer to Section 4.5 starting on page 4-15). The remaining UART signals can be implemented with GPIO pins. Suggested GPIO pin allocations for UARTA are listed in Table 11-1, but any GPIO pins can be used. Note that any UART signal can generate an interrupt by using an edge port (INTn) pin.

In addition, any unused UART pins can be configured for GPIO.



Table 11-1. Suggested GPIO Pins for UARTA	A Signals
---	------------------

UART Signal	Suggested Pin	Peripheral
DCDA (Data Carrier Detect)	ROW6	Keypad Port—see Section 13.2 on page 13-4
RIA (Ring Indicator)	ROW7	
DSRA (Data Set Ready)	INT6	Edge Port—see Section 7.3 on page 7-18
DTRA (Data Terminal Ready)	INT7	

11.2.6 Frame Configuration

The DSP56654 UART configuration must match that of the external device. The most common frame format consists of one start bit, eight data bits (LSB first), no parity bit, and one stop bit, for a total of 10 bit times per frame. All elements of the frame—the number of data and stop bits, parity enabling and odd/even parity—are determined by bits in UCR2.

11.3 UART Operation

This section describes UART transmission and reception, clock generation, and operation in low power and Debug modes.

The UART is enabled by setting the UEN bit in UCR1.

11.3.1 Transmission

The MCU writes data for UART transmission to UTX. Normally, the UART waits for \overline{RTS} to be asserted before beginning transmission. The \overline{RTS} pin can be monitored by reading the RTSS bit in the UART Status Register (USR). When \overline{RTS} changes state, the RTSD bit in USR is set. If the RTSDIE bit in UCR1 has been set, an interrupt is generated as well. This interrupt can wake the MCU from STOP mode. If \overline{RTS} is deasserted in mid-character, the UART completes transmission of the character before shutting off the transmitter. Transmitter operation can also proceed without \overline{RTS} by setting the IRTS bit in UCR2. In this case, \overline{RTS} has no effect on either the transmitter or RTSD, and cannot generate an interrupt.

A BREAK character can be sent by setting the SNDBRK bit in UCR1. When the MCU sets SNDBRK, the transmitter completes any frame in progress and transmits zeros, sampling SNDBRK after every bit is sent. UTX can be written with more transmit data while SNDBRK is set. When it samples SNDBRK cleared, the transmitter sends two



UART Operation

marks before transmitting data (if any) in UTX. Care must be taken to ensure that SNDBRK is set for a sufficient length of time to generate a valid BREAK.

When all data in UTX has been sent and the FIFO and shifter are empty, the TxE bit in USR is set. If the amount of untransmitted data falls below a programmed threshold, the TRDY bit in USR is set. The threshold can be set for one, four, eight, or fourteen characters by writing TxFL[1:0] in UCR1. Both TxE and TRDY can trigger an interrupt if the TxEIE and TRDYIE bits respectively in UCR1 are set. The two interrupts are internally wire-or'd to the interrupt controller.

11.3.2 Reception

The RxD line is at a logic one when it is idle. If the pin goes to a logic low, and the receiver detects a qualified start bit, it proceeds to decode the succeeding transitions on the RxD pin, monitoring for the correct number of data and stop bits and checking for parity according to the configuration in UCR2. When a complete character is decoded, the data is written to the data field in a URX register and the CHARRDY bit in that register is set. If a valid stop bit is not detected a frame error is flagged by setting the URX FRMERR bit. A parity error is flagged by setting the PRERR bit. If a BREAK frame is detected the BRK and FRMERR flags are set. If the URX is about to overflow (i.e., the FIFO is full as another character is being received), the OVRRUN flag is set. If any of these four flags is set, the ERR bit is also set. If the number of unread words exceeds a threshold programmed by the RxFL[1:0] bits in UCR1, the RRDY bit in USR is set, and an interrupt is generated if the RRDYIE bit in UCR1 has been set. Adjusting the threshold to a value of one can effectively generate an interrupt every time a character is ready. Reading the URX clears the interrupt and all the flags.

A receiver time-out can be generated if a non-zero value is written to the RxTO[1:0] bits in UCR1. In this case, a time-out counter is activated and reset to zero when the UART receiver is enabled, there is at least one valid character in the Rx FIFO, and no data is being received. Each 1x clock in which no data is being received increments the counter. If the counter exceeds the value in the RxTO field, the RRDY bit in USR is set, and an interrupt is generated if the RRDYIE bit in UCR1 has been set. A valid start bit clears the counter. Emptying the Rx FIFO disables the counter.

The $\overline{\text{CTS}}$ pin can be asserted to enable the far-end transmitter, and deasserted to prevent receiver overflow. $\overline{\text{CTS}}$ is driven by receiver hardware if the CTSC bit in UCR2 is set. The pin is driven by software via the CTSD bit in UCR2 if CTSC is cleared.



11.3.3 UART Clocks

The clock generator provides an internal 16x bit clock for the transmitter and receiver. which is derived by dividing CKIH by a number between 1 and 4096, determined by UBRGR. This provides sufficient flexibility to generate standard baud rates from a variety of clock sources. Clock error calculation is straightforward, as shown in Example 11 -1.

Example 11 -1. UART Baud Error Calculation

Desired baud rate = 115.2 kbps Input clock = 16.8 MHz

Divide ratio = 9 (UBRGR[11:0] = 8)

Actual baud rate = 16.8 MHz / 9 / 16 = 116.67 kHz

Actual/required ratio = 116.67 / 115.2 = 1.0127

Error per bit = 1.27%Error per 12-bit frame = 15%

In UARTA, software can select an external clock for SCLKA by setting the CLKSRC bit in UCR2A. The external clock is applied to the INT7 pin. Clearing CLKSRC selects the internal clock.

11.3.4 Baud Rate Detection (Autobaud)

For UARTA, the baud rate from the far-end transmitter can be determined in software by observing the duration of the logic one and logic zero states of the Input Capture 1 (IC1) module, which is internally connected to RxA for this purpose.

11.3.5 Low-Power Modes

The UART serial interface operates as long as the 16x bit clock generator is provided with a clock and the UART is enabled (the UARTEN bit in UCR1 is set). The internal bus interface is operational if the system clock is running. The RxEN, TxEN, and UARTEN bits enable low-power control through software. UART functions in the various hardware-controlled low power modes is shown in Table 11-2.



Table 11-2. UART Low Power Mode Operation

Normal		WAIT	DOZE Mode		STOP
	Mode Mode		DOZE = 0	DOZE = 1	Mode
System Clock	ON	ON	ON	ON	OFF
UART Serial I/F	ON	ON	ON	OFF	OFF
Internal Bus	ON	ON	ON	OFF	OFF

If DOZE mode is entered with the DOZE bit asserted while the UART serial interface is receiving or transmitting data, the UART completes the receive or transmit of the current character, then signals to the far-end transmitter or receiver to stop sending or receiving. Control, status, and data registers do not change when entering or exiting low-power modes.

11.3.6 Debug Mode

In Debug mode, URX reads do not advance the internal Rx FIFO pointer, so repeated URX reads do not cause the URX to change once it contains a valid character.

Notes:



11.4 UART Registers

Table 11-3 is a summary of the UART control and GPIO registers, including the acronym, bit names, and address (least-significant halfword) of each register. The most-significant halfword of all register addresses is \$0020. The least-significant halfword is 40xx for UARTA and D0xx for UARTB.

Table 11-3. UART Register Summary URX \$00-3C **CHARRDY ERR OVRRUN FRMERR BRK PRERR** Rx DATA UTX \$40-7C Tx DATA UCR1 RTSDIE SNDBRK TxFL[1:0] **TRDIE** TXEN RXFL[1:0] RRDYIE RxEN **IREN** TxIE RxTO[1:0] DOZE UEN \$80 UCR2 \$82 **IRTS** CTSC **CTSD** PREN **PROE STPB** WS CLKSRC¹ **UBRGR** \$84 CD[11:0] **USR** TxE **RTSS TRDY RRDY RTSD** \$86 UTS **FRCPERR** LOOP **LOOPIR** \$88 **UPCR** PC[3:0] \$8A **UDDR** \$8C PDC[3:0] **UPDR** PD[3:0]

\$8E

UARTA only; this bit is reserved in UARTB.



UART Registers


11.4.1 UART Control Registers

UARTA Receive Register **URXA** \$0020_4000 **URXB UARTB** Receive Register \$0020_D000 11 10 Bit 0 Bit 15 14 13 12 CHARRDY OVRRUN FRMERR BRK PRERR Rx DATA RESET

The 16-entry receive buffer FIFO is accessed through the URX register at address \$0020_4000 or \$0020_D000. This register is actually mapped to 16 word addresses from \$0020_4000 to \$0020_403C or \$0020_D000 to \$0020_D03C to support LDM instructions. At reset, the flag bits in the most significant byte are cleared, and the least significant byte, which holds the received character, contains random data.

Table 11-4. URX Description

Name	Description	Settings
CHARRDY Bit 15	Character Ready—Set when the complete character has been received and error conditions have been evaluated. Cleared when the register is read.	0 = Character not ready (default). 1 = Character ready.
ERR Bit 14	Error Detected—Set when any of the error conditions indicated in bits 13–10 is present. Cleared when the register is read.	0 = No error detected (default). 1 = Error detected.
OVRRUN Bit 13	Receiver Overrun—Set when incoming data is ignored because the URX FIFO is full. An overrun error indicates that MCU software is not keeping up with the receiver. Under normal conditions, this bit should never be set. Cleared when the register is read.	0 = No overrun (default). 1 = Overrun error.
FRMERR Bit 12	Frame Error—Set when a received character is missing a stop bit, indicating that the data may be corrupted. Cleared when the register is read.	0 = No framing error detected (default). 1 = Framing error detected for this character.
BRK Bit 11	BREAK Detect—Set when all bits in the frame, including stop bits, are zero, indicating that the current character is a BREAK. FRMERR is also set. If odd parity is employed, PRERR is also set. BRK is cleared when the register is read.	0 = BREAK not detected (default). 1 = BREAK detected for this character.
PRERR Bit 10	Parity Error—Set when parity is enabled and the calculated parity in the received character does not match the received parity bit, indicating that the data may be corrupted. PRERR is never set when parity is disabled. Cleared when the register is read.	0 = No parity error (default). 1 = Parity error detected for this character.
Rx DATA Bits 7–0	Received Data—This field contains the character in a received frame. In 7-bit mode, bit 7 is always zero.	



The 16-entry transmit buffer FIFO is accessed through the UTX register at address \$0020_4040 or \$0020_D040. This register is actually mapped to 16 word addresses from \$0020_4040 to \$0020_407C OR \$0020_D040 to \$0020_D07C to support STM instructions. Reading one of these registers returns zeros in bits 15–8 and random data in bits 7–0.

Table 11-5. UTX Description

Name	Description	Settings
Tx DATA Bits 7–0	Transmit Data —This field contains data to be transerister initiates transmission of a new character. I ignored. Tx DATA should only be written when the accept more data.	Data is transmitted LSB first. In 7-bit mode, bit 7 is

UART Registers

UARTA Control Register 1 \$0020_4080 **UCR1A** UCR1B **UARTB Control Register 1** \$0020_D080 8 2 10 9 Bit 0 15 13 12 11 5 4 3 14 RTSDIE DOZE TxFL[1:0] TRDYIE TxEN RxFL[1:0] **RRDYIE RxEN IREN** TxEIE **SNDBRK** RxTO[1:0] UEN RESET

Table 11-6. UCR1 Description

Table 11-6. UCR1 Description			
Name	Description	Settings	
TxFL[1:0] Bits 15–14	Transmit FIFO Interrupt Trigger Level—These bits determine the number of available registers in UTX required to indicate to the MCU that space is available to write data to be transmitted. When the number of available registers rises above this threshold, the TRDY bit in USR is set and a maskable interrupt can be generated	00 = One FIFO slot (default). 01 = Four FIFO slots. 10 = Eight FIFO slots. 11 = Fourteen FIFO slots.	
TRDYIE Bit 13	Transmitter Ready Interrupt Enable—Setting this bit enables an interrupt when the space available in UTX reaches the threshold determined by TxFL[1:0]. Note: Either the EUTX bit in the NIER or the EFUTX bit in the FIER must also be set in order to generate this interrupt (see page 7-7).	0 = Interrupt disabled (default). 1 = Interrupt enabled.	
TxEN Bit 12	Transmitter Enable—Setting this bit enables the UART transmitter. If TxEN is cleared during a transmission, the transmitter is immediately disabled and the TxD pin is pulled high. The UTX cannot be written while TxEN is cleared.	0 = Transmitter disabled (default). 1 = Transmitter enabled.	
RxFL[1:0] Bits 11–10	Receive FIFO Interrupt Trigger Level—These bits determine the number of received characters in URX required to indicate to the MCU that the URX should be read. When the number of registers containing received data rises above this threshold, the RRDY bit in USR is set and a maskable interrupt can be generated.	00 = One FIFO slot (default). 01 = Four FIFO slots. 10 = Eight FIFO slots. 11 = Fourteen FIFO slots.	
RRDYIE Bit 9	Receiver Ready Interrupt Enable—Setting this bit enables an interrupt when either the number of received characters in UTX reaches the threshold determined by RxFL[1:0] or the receiver times out (see RxTO, bits 3–2).	0 = Interrupt disabled (default). 1 = Interrupt enabled.	
	Note: Either the EURX bit in the NIER or the EFURX bit in the FIER must also be set in order to generate this interrupt (see page 7-7).		

Table 11-6. UCR1 Description (Continued)

Marin	Table 11-6. UCR1 Description (Continued)			
Name	Description	Settings		
RxEN Bit 8	Receiver Enable—Setting this bit enables the UART transmitter. Note: The receiver requires a valid one-to-zero transition to accept a valid character, and will not recognize BREAK characters if the RxD line is at a logic low when the receiver is enabled.	0 = Receiver disabled (default). 1 = Receiver enabled.		
IREN Bit 7	Infrared Interface Enable—Setting this bit enables the IrDA infrared interface, configuring the RxD and TxD pins to operate as described in Section 11.2.4 on page 11-4.	0 = Normal NRZ (default). 1 = IrDA.		
TxEIE Bit 6	Transmitter Empty Interrupt Enable—Setting this bit enables an interrupt when all data in UTX has been transmitted. Note: Either the EUTX bit in the NIER or the	0 = Interrupt disabled (default). 1 = Interrupt enabled.		
	Effort the EOTX bit in the NIER of the EFUTX bit in the FIER must also be set in order to generate this interrupt (see page 7-7).			
RTSDIE Bit 5	RTS Delta Interrupt Enable—Setting this bit enables an interrupt when the RTS pin changes state.	0 = Interrupt disabled (default).1 = Interrupt enabled.		
	Note: Either the EURTS bit in the NIER or the EFRTS bit in the FIER must also be set in order to generate this interrupt (see page 7-7).			
SNDBRK Bit 4	Send BREAK—Setting this forces the transmitter to send BREAK characters, effectively pulling the TxD pin low until SNDBRK is cleared. SNDBRK cannot be set unless TxEN and UEN are both set.	0 = Normal transmission (default).1 = BREAK characters transmitted.		
RxTO[1:0] Bits 3–2	Receive Time-out—These bits determine the number of 1x clocks in which no data is received that trigger a receiver time-out. When the time-out counter rises above this threshold, the RRDY bit in the USR is set and a maskable interrupt can be generated. The time-out counter is cleared when start bit is received or the Rx FIFO is emptied.	00 = Rx time-out disabled (default). 01 = 24 1x clocks. 10 = 48 1x clocks. 11 = 96 1x clocks.		
DOZE Bit 1	UART DOZE Mode	0 = UART ignores DOZE mode (default). 1 = UART stops in DOZE mode.		
UEN Bit 0	UART Enable—This bit must be set to enable the UART. If UEN is cleared during a transmission, the transmitter stops immediately and pulls TxD to logic one.	0 = UART disabled (default). 1 = UART enabled.		

UART Registers



Table 11-7. UCR2 Description

	Table 11-7. UCR2 I	<u> </u>
Name	Description	Settings
IRTS Bit 14	Ignore RTS Pin—Setting this bit configures the UART to ignore the RTS pin, enabling it to transmit at any time. When IRTS is cleared, the UART must wait for RTS to assert before it can transmit.	0 = RTS qualifies data transmission (default). 1 = RTS ignored.
CTSC Bit 13	CTS Pin Control—This bit determines whether hardware or software controls the CTS pin. When CTSC is set, the receiver controls CTS, automatically deasserting it when URX is full. When CTSC is cleared, the CTS pin is driven by the CTSD bit.	0 = CTSD bit controls CTS (default). 1 = Receiver control CTS.
CTSD Bit 12	CTS Driver—This bit drives the CTS pin when CTSC is cleared. Setting this bit asserts CTS, meaning that it is driven low; clearing CTSD deasserts (pulls high) CTS. When CTSC is set this bit has no effect.	0 = <u>CTS</u> driven high (default). 1 = <u>CTS</u> driven low.
PREN Bit 8	Parity Enable—Controls the parity generator in the transmitter and the parity checker in the receiver.	0 = Parity disabled (default). 1 = Parity enabled.
PROE Bit 7	Parity Odd/Even—Determines the functionality of the parity generator and checker. This bit has no effect if PREN is cleared.	0 = Even parity (default). 1 = Odd parity.
STPB Bit 6	Stop Bits—Determines the number of stop bits transmitted. The STPB bit has no effect on the receiver, which expects one or more stop bits.	0 = One stop bit (default). 1 = Two stop bits.
CHSZ Bit 5	Character Size—Determines the number of character bits transmitted and expected.	0 = 8 character bits (default). 1 = 7 character bits.
CLKSRC (UARTA) Reserved (UARTB)	Clock Source—Determines the source of the 16x transmit and receive clock, SCLKA, for UARTA. This bit should not be changed during a transmission.	0 = CKIH divided by UBRGR (default). 1 = IRQ7/DTR pin.
Bit 4	In UCR2B, this bit is reserved.	





Table 11-8. UBRGR Description

Name	Description	Settings
CD[11:0] Bits 11–0	Clock Divider—If the CLKSRC bit in UCR2 is clear field to generate the 16x bit clock. The actual divisor value of \$000 yields a divisor of 1, and \$FFF yields	or is equal to the value in CD[11:0] plus one, i.e., a




All bits are read-only, and writes have no effect, with the exception of RTSD, which is cleared by writing it with one.

Table 11-9. USR Description

Name	Description	Settings
TxE Bit 15	Transmitter Empty—Set when all data in UTX FIFO has been sent. Cleared by a write to UTX.	 0 = UTX or transmit buffer contains unsent data (default). 1 = UTX and transmit buffer empty.
RTSS Bit 14	RTS Pin Status—Indicates the current status of the RTS pin is taken immediately before this bit is p	
TRDY Bit 13	Transmitter Ready—Set when the number of unsent characters in UTX FIFO falls below the threshold determined by the TxFL bits in UCR1. Cleared when the MCU writes enough data to fill the UTX above the threshold.	 0 = Number of unsent characters is above the threshold (default). 1 = Number of unsent characters is below the threshold.
RRDY Bit 9	Receiver Ready—Set when the number of characters in URX FIFO exceeds the threshold determined by the RxFL bits in UCR1. Cleared when the MCU reads enough data to bring the number of unread characters in URX below the threshold.	 0 = Number of unread characters is below the threshold (default). 1 = Number of unread characters is above the threshold.
RTSD Bit 15	RTS Delta—Set when the RTS pin changes state. Cleared by writing the bit with one.	0 = RTS has not changed state since RTSD was last cleared (default). 1 = RTS has changed state.

UART Registers



This register is provided for test purposes, and is not intended for use in normal operation.

Table 11-10. UTS Description

Name	Description	Settings
FRCPERR Bit 13	Force Parity Error—If parity is enabled, the transmitter is forced to generate a parity error as long as this bit is set.	 0 = No intentional parity errors generated (default). 1 = Parity errors generated.
LOOP Bit 12	Loop Tx and Rx—Setting this bit connects the receiver to the transmitter. The RxD pin is ignored.	0 = Normal operation (default).1 = Receiver connected to transmitter.
LOOPIR Bit 10	Loop Tx and Rx for Infrared Interface—. Setting this bit connects the infrared receiver to the infrared transmitter.	0 = Normal IR operation (default). 1 = IR Receiver connected to IR transmitter.



11.4.2 GPIO Registers

Four of the UART pins can function as GPIO, governed by the following control registers.




Table 11-11. UPCR Description

Name	Description	Settings
UPC[3:0] Bits 3–0	Pin Configuration —Each bit determines whether its associated pin functions as UART or GPIO.	0 = GPIO (default). 1 = UART



Table 11-12. UDDR Description

Name	Description	Settings
UDD[3:0] Bits 3–0	UART Data Direction—Each of these bits determines the data direction of the associated pin if it is configured as GPIO.	0 = Input (default). 1 = Output.



Table 11-13. UPDR Description

Name	Description
UPD[3:0] Bits 3–0	UART Port GPIO Data [3:0]—Each of these bits contains data for the corresponding UART pin if it is configured as GPIO. Writes to UPDR are stored in an internal latch, and driven on any port pin configured as an output. Reads of this register return the value sensed on input pins and the latched data driven on outputs

11-18



UART Registers



Chapter 12 Smart Card Port

The Smart Card Port (SCP) is a serial communication channel designed to obtain user information such as identification. It is a customized UART with additional features for the SCP interface, as specified by ISO 7816-3 and GSM 11.11. Typically, a DSP56654 application uses this port to obtain subscriber information, and a smart card containing this information is referred to as a Subscriber Interface Module (SIM). Figure 12-1 presents a block diagram of the SCP.




Figure 12-1. Smart Card Port Interface

Systems that do not require the SCP can configure the port as GPIO.

12.1 SCP Architecture

This section gives an overview of the SCP pins, data communication, and auto power-down circuitry.



12.1.1 SCP Pins

The SCP provides the following five pins to connect to a smart card:

- SIMDATA—a bidirectional pin on which transmit and receive data are multiplexed.
- SIMCLK—an output providing the clock signal to the smart card.
- SENSE—an input indicating if a smart card is inserted in the interface.
- SIMRESET—an output that resets the smart card logic.
- PWR_EN—an output that enables an external power supply for the smart card.

The five pins can function as GPIO if the SCP function is not required. Because SCP operation requires all five pins, they cannot be configured for GPIO individually.

12.1.2 Data Communication

The SCP contains a quad-buffered receiver FIFO and a double-buffered transmitter. A single register serves both as a write buffer for transmitted data and a read buffer for received data. Reading the register clears an entry in the receive FIFO, and writing the register enters a new character to be transmitted. Three flags and optional interrupts are provided for FIFO not empty, FIFO, full, and FIFO overflow. The transmitter provides two flags and optional interrupts for character transmitted and TX buffer empty.

The SCP employs an asynchronous serial protocol containing one start bit, eight data bits, a parity bit and two stop bits. The polarity of the parity bit can established either by programming a register or, in the initial Character mode, by hardware at the beginning of each communication session. Both the card and the port can indicate receiving a corrupted frame (no stop bit) by issuing a NACK signal (pulling the SIMDATA pin low during the stop bit period). The SCP can also issue a NACK to the card when its receive buffer overflows to avoid losing further data, when it receives incorrect parity, and when it receives incorrect protocol data in Initial Character mode. Flags and optional interrupts are provided for the three NACK signals. The receiver also has flags and optional interrupts to indicate parity error, frame error, and receiver overrun.

The SCP generates a primary data clock, SIM_CLK, which is further divided to generate the bit rate. SIM_CLK also drives the SIMCLK pin, which can be synchronously pulled low by software.



12.1.3 Power Up/Down

A transition on the SENSE pin triggers both power up and power down sequences. Power up is done under software control, while power down can be controlled either by software or hardware.

12.2 SCP Operation

This section describes SCP activation and deactivation, clock generation, data transactions, and low power mode operation. A summary of the various SCP interrupts is also provided.

12.2.1 Activation/Deactivation Control

The smart card power up and power down sequences are specified in ISO 7816-3 and GSM 11.11. The signals and control bits provided by the DSP56654 to implement these sequences are illustrated in Figure 12-2 and described below.




Figure 12-2. SCP: Port Interface and Auto Power Down Logic

When the port is enabled, the SENSE input detects insertion and removal of the smart card, initiating SCP activation and deactivation. Inserting the card pulls the SENSE pin low, and removing the card pulls the pin high. The SENSE pin state is reflected in the SCSP bit in the SCP Status Register (SCPSR). A rising or falling edge on the SENSE pin



SCP Operation

sets the SMSC flag in the SCPSR, and can generate an interrupt if the SMSCIE bit in the SCP Interrupt Enable Register (SCPIER) is set.

The power up sequence specified in ISO 7816 is implemented by the DSP56654 as follows:

- 1. The SIMRESET pin is asserted (pulled low) by clearing the SCRS bit in the Smart Card Activation Control. Register (SCACR).
- 2. The smart card is powered up. The SCPE bit in the SCACR can be set to turn on an external power supply for the card.
- 3. The SIMDATA pin is put in the reception mode (tri-stated) by setting the SCDPE bit in the SCACR.
- 4. The SCP drives a stable, glitch-free clock (SIM_CLK) on the SIMCLK pin by setting the SCCLK bit in the SCACR.
- 5. SIMRESET is deasserted by clearing the SCSR bit.

The power down sequence specified in ISO 7816 is implemented by the DSP56654 as follows:

- 1. SIMRESET is asserted by setting the SCRS bit.
- 2. SIMCLK is turned off (pulled low) by clearing the SCCLK bit.
- 3. SIMDATA transitions from tristate to low by clearing the SCDPE bit.
- 4. SIM V_{CC} is powered off. The SCPE bit is cleared if it was used to activate an external power supply.

The power down sequence can be performed in hardware by setting the APDE bit in the SCACR. The deactivation sequence is initiated by a rising edge on the SENSE pin so that the sequence can be completed before the card has moved far enough to lose connections with the contacts. The SCACR control bits in the above power down sequence are adjusted automatically.

12.2.2 Clock Generation

SCP clock operation is illustrated in Figure 12-3 on page 12-5. The SCP generates its primary data clock, SIM_CLK, by dividing CKIH by four or five, depending on the state of the CKSEL bit in the Smart Card Port Control Register (SCPCR). To determine the bit rate, SIM_CLK is further divided by 372 (normal mode) or 64 (speed enhancement mode), controlled by the SIBR bit in the SCPCR.

SIM_CLK is also gated to the smart card through the SIMCLK pin. The pin can be pulled low to save power by clearing the SCCLK bit in the SCACR.

12.2.3 Data Transactions

This section describes the SCP data format, reception, and transmission. A summary of NACK timing is also included. Data paths are shown in Figure 12-3.




Figure 12-3. SCP: Clocks and Data

12.2.3.1 Data Format

The SCP data format and protocol are compatible with ISO 7816. The data format is fixed at one start bit, eight data bits, one parity bit, and two stop bits. Either receiver can overlay a NACK during the stop bit period to indicate an error by pulling the SIMDATA pin low. The SCP generates the NACK in hardware to save software overhead.

Odd/even parity is determined by the SCPT bit in the SCPCR. This bit can be explicitly written or adjusted automatically by the first smart card transmission after the card is inserted. In the latter mode, referred to as the initial character mode, the first character sent by the smart card is either \$03 to indicate odd parity, or \$3B to indicate even parity, and the parity bit in the frame is set. The initial character mode is selected by setting the SCIC bit in the SCPCR.

12.2.3.2 SIMDATA Pin

The SIMDATA pin serves as both transmitter and receiver for the SCP. The transmitter and receiver are enabled by the SCTE and SCRE pins respectively in the SCPCR. To avoid contention on the pin, only one of these bits should be set at a given time. If both bits are cleared, the clock input to the baud generator is disabled. The first transaction after the smart card is inserted is always from card to SCP, so it is recommended that SCRE be set and SCTE cleared as part of initialization and after the card is removed.

12.2.3.3 Data Reception

When the smart card is inserted and the power up sequence is complete, the SCP puts the SIMDATA pin in tristate mode to receive the first transmission from the card. The pin is initially at a logic one. If the pin goes to a logic low, and the receiver detects a qualified start bit, it proceeds to decode the succeeding transitions on the SIMDATA pin, monitoring for eight data bits, two stop bits, and correct parity. When a complete character is decoded, the data is written to the next available space in the four-character receive FIFO. The MCU reads the data at the top of the FIFO by reading the SCP Data Register (SCPDR), and the FIFO location is cleared.

Two receive conditions can be flagged in the SCPSR:

- 1. If the FIFO is empty when the first character is received, the SCFN bit is set. An interrupt is generated if the SCFNIE bit in the SCPIER is set.
- 2. If the received character fills the FIFO, the SCFF bit is set. An interrupt is generated if the SCFFIE bit in the SCPIER is set.



Three receive error conditions can also be flagged in the SCPSR:

- 1. A parity error is flagged by setting the SCPE bit. If the NKPE bit in the SCPCR is set, a NACK is sent to the smart card.
- 2. A frame error is flagged if the stop bit is not received by setting the SCFE bit.
- 3. If the FIFO is full when another character is received, the SCOE flag is set to indicate an overrun. If the NKOVR bit in the SCPCR is set, a NACK is sent to the smart card. The new character is not transferred to the FIFO and is overwritten if another character is received before the FIFO is read.

Any of the three error conditions generates an interrupt if the SCREIE bit in the SCPIER is set.

12.2.3.4 Data Transmission

To send a character, the MCU should clear the SCRE bit and set the SCTE bit to enable transmission. The MCU then writes to the SCPDR, the data is stored in a transmit buffer, and the SCP transmits the data to the card over the SIMDATA pin. The SCP outputs a start bit, eight character bits (least significant bit first), a parity bit, and two stop bits. If the smart card detects a parity error in the transmission it sends a NACK back to the SCP, the SCP alerts the MCU of the failure by setting the TXNK bit in the SCPSR, and the MCU must retry the transmission by writing the same data to SCPDR. When a frame has been transmitted, the transmit buffer is cleared and the SCTC flag in the SCPSR is set; if the SCTCIE bit in the SCPIER has been set, an interrupt is generated. Although a transmission in progress will complete if the transmitter is disabled, it is recommended that software waits until SCTC is set before clearing the SCTE bit.

12.2.3.5 NACK Timing

The following is a summary of the timing for NACK signals as specified in ISO 7816. The unit of time used by the specification is the Elementary Time Unit, or etu, which is defined as one bit time.

A NACK pulse is generated at 10.5 etu's after the start bit. The width of the NACK pulse is 1 to 2 etu's. The NACK should be sampled at 11 etu's after the start bit. If a NACK pulse is received, the character should be retransmitted a minimum of 2 etu's after the detection of the error. The start of the repeated character should be a minimum of 2 etu's after the detection of the error bit. Figure 12-4 shows timing of the data format.




Figure 12-4. SCP Data Formats

etu = Elementary Time Unit

12.2.4 Low Power Modes

Initial Character from SCP

If the DOZE bit in the SCPCR register is set when the MCU enters DOZE mode, the SCP completes the current transmit/receive transaction, then gates off the receive and transmit clocks. However, the clocks to the Automatic Power Down and the SENSE debouncer circuits remain enabled to allow the SCP to initiate an automatic power down if the smart card is removed during DOZE mode. All state machines and registers retain their current values. When exiting DOZE mode the SCP reenables all its clocks, and resumes operation with its previously retained state. If the DOZE bit in the SCPCR is cleared, the SCP continues full operation in DOZE mode.

When the MCU enters STOP mode, the SCP gates off the CKIH clock and freezes all state machines and registers. Software must complete all transmit/receive transactions and power down the SCP before entering STOP mode. When exiting the Stop mode, the SCP reenables all its clocks, and resumes operation with its previously retained state.



12.2.5 Interrupts

The SCP generates two interrupts to the MCU:

- SMPC is generated when the smart card position is changed (i.e., inserted or removed).
- SCP indicates all other SCP interrupt conditions generated by transmission, reception and errors. Error interrupts have priority over transmit and receive interrupts. Receive interrupts are not cleared until the SCPDR is read.

Figure 12-5 illustrates the sources and conditions that generate the various SCP interrupts.





Figure 12-5. SCP Interrupts



SCP Registers

12.3 SCP Registers

Table 12-1 is a summary of the SCP control and GPIO registers, including the acronym, bit names, and address (least-significant halfword) of each register. The most-significant halfword of all register addresses is \$0020.





12.3.1 SCP Control Registers



Table 12-2. SCPCR Description

	Table 12-2. SCPCR	Description
Name	Description	Settings
CKSEL Bit 9	Clock Select—Determines if the CKIH divisor that generates SIM_CLK is 4 or 5.	0 = CKIH divided by 5 (default). 1 = CKIH divided by 4.
NKOVR Bit 8	NACK on Receiver Overrun—Enables overrun checking and reporting.	0 = NACK not generated 1 = NACK is generated on overrun error.
DOZE Bit 7	DOZE Mode —Controls SCP operation in DOZE mode.	0 = SCP ignores DOZE mode (default). 1 = SCP stops in DOZE mode.
SIBR Bit 6	SIM Baud Rate—Determines the SIM_CLK divisor to generate the SIM baud clock.	0 = Baud rate = SIM_CLK ÷ 372 (default). 1 = Baud rate = SIM_CLK ÷ 64.
SCSR Bit 5	SCP System Reset—Setting this bit resets the SC affected. If the SCSR bit is set while a character is completed before reset occurs.	
SCPT Bit 4	SCP Parity Type—Selects odd or even parity. In initial character mode, hardware adjusts this bit automatically	0 = Even parity (default). 1 = Odd parity.
SCIC Bit 3	SCP Initial Character Mode—Setting this bit implements initial character mode, in which parity is determined by the first character sent by the card after it is inserted (see page 12-6).	 0 = Parity determined by writing SCPT bit (default). 1 = Parity determined by initial character from card.
NKPE Bit 2	NACK on Parity Error—Determines if a NACK signal is sent (SIMDATA pin pulled low) if a parity error is detected. This affects both the SCP and the smart card.	0 = No NACK sent (default). 1 = NACK sent on parity error.
SCTE Bit 1	SCP Transmit Enable—Setting this bit allows data written to the transmit buffer to be loaded to the transmit shift register and shifted out on the SIMDATA pin. A transmission in progress when SCTE is cleared is completed before the transmitter is disabled.	0 = Disabled (default). 1 = Enabled.
SCRE Bit 0	SCP Receive Enable—Setting this bit allows data received on the SIMDATA pin to be shifted into the receive shift register and loaded to the receive FIFO. A reception in progress when SCRE is cleared is completed before the receiver is disabled.	0 = Disabled (default). 1 = Enabled.

SCP Registers





Table 12-3. SCACR Description

Name	Description	Settings
SCCLK Bit 4	Smart Card Clock—Setting this bit drives SIM_CLK to the smart card on the SIMCLK pin. Cleared by software or automatically after the card is removed if the APDE bit is set.	0 = SIMCLK pulled low (default). 1 = SIMCLK driven by the SIM_CLK signal.
SCRS Bit 3	Smart Card Reset—This bit drives the SIMRESET pin. It is controlled automatically after the card is removed if the APDE bit is set.	0 = SIMRESET pulled low (default). 1 = SIMRESET driven high.
SCDPE Bit 2	Smart Card Data Pin Enable—Setting this bit allows the SIMDATA pin to function as a receiver or transmitter. It is cleared automatically after the card is removed if the APDE bit is set.	 0 = SIMDATA pulled low (default). 1 = SIMDATA functions as SCP transmit or receive pin.
SCPE Bit 1	Smart Card Power Enable—This bit drives the PWR_EN pin, which can switch on an external power supply to power the smart card. It is cleared automatically after the card is removed if the APDE bit is set.	0 = PWR_EN pulled low (default). 1 = PWR_EN driven high.
APDE Bit 0	Auto Power Down Enable—Setting this bit allows hardware to control the SCP pins to perform the power down sequence automatically after the smart card is removed.	 0 = Software performs power down sequence (default). 1 = Hardware automatically performs power down sequence.



Note: In addition to the individual interrupt enable bits in the SCPIER, the following bits must also be set in order to generate the respective interrupts (see page 7-7):

SIM Sense Change—either ESMPD in the NIER or EFSMPD in the FIER All other interrupts—either ESCP in the NIER or EFSCP in the FIER.

Table 12-4. SCPIER Description

Name	Description	Settings
Italiic	Description	
SCTCIE Bit 4	SCP Transmit Complete Interrupt Enable—Allows an interrupt to be generated when the SCTC bit in the SCPSR is set.	0 = Interrupt disabled (default).1 = Interrupt enabled.
SCFNIE Bit 3	SCP Receive FIFO Not Empty Interrupt Enable—Allows an interrupt to be generated when the SCFN bit in the SCPSR is set.	
SCFFIE Bit 2	SCP Receive FIFO Full Interrupt Enable—Allows an interrupt to be generated when the SCFF bit in the SCPSR is set.	
SCREIE Bit 1	SCP Receive Error Interrupt Enable—Allows an interrupt to be generated when the SCPE, SCFE, or SCOE bit in the SCPSR is set.	
SMSCIE Bit 0	SIM SENSE Change Interrupt Enable—Allows an interrupt to be generated when the SMSC bit in the SCPSR is set.	

SCP Registers




Table 12-5. SCPSR Description

Name	Type ¹	Description	Settings
SCFF Bit 9	R/RDC	SCP Receive FIFO Full—Set when all four receive FIFO characters are filled. Cleared by reading the SCPDR.	0 = FIFO can receive more data (default). 1 = FIFO full.
SCFN Bit 8	R/RDC	SCP Receive FIFO Not Empty—Set when the FIFO contains at least one character. Cleared by reading the SCPDR.	0 = FIFO empty (default). 1 = FIFO not empty.
SCTY Bit 7	R/WDC	SCP Transmit Register Empty—Set when the transmit data register is empty, signalling the MCU that a character can be written to SCPDR. Cleared by reading the SCPDR. Normally, the MCU uses the SCTC bit rather than SCTY to determine when the next character can be sent.	0 = Transmit register not empty. 1 = Transmit register empty (default).
SCTC Bit 6	R/WDC	SCP Transmit Complete—Set after transmitting the second stop bit of a frame (one additional bit time later if a NACK is received). Cleared by writing the SCPDR.	0 = Next transmission not complete. 1 = Transmission complete (default).
TXNK Bit 5	R/WDC	NACK Received for Transmitted Word— Set when a NACK is detected while transmitting a character. Cleared by writing the SCPDR or by hardware reset. TXNK is set simultaneously with SCTC.	0 = No NACK (default). 1 = NACK received.
SCPE Bit 4	R/1C	SCP Parity Error—Set when an incorrect parity bit has been detected in a received character. Cleared by writing with 1.	0 = No parity error (default). 1 = Parity error detected.
SCFE Bit 3	R/1C	SCP Frame Error—Set when an expected stop bit in a received frame is sampled as a 0. Cleared by writing with 1.	0 = No frame error (default). 1 = Frame error detected.
SCOE Bit 2	R/1C	SCP Overrun Error—Set when a new character has been shifted in to the receive buffer and the RX FIFO is full. Cleared by writing with 1.	0 = No overrun error (default). 1 = Overrun error detected.

Table 12-5. SCPSR Description (Continued)

Name	Type ¹	Description	Settings
SMSC Bit 1	R/1C	SIM Sense Change—Set simultaneously with the SMPC interrupt when the smart card (SIM) is inserted or removed, generating a falling or rising edge on the SENSE pin. Cleared by writing with 1.	0 = No change on SENSE pin (default). 1 = Edge on SENSE pin detected.
SCSP Bit 0	R	SCP SENSE Pin—Reflects the current state of	the SCP SENSE pin.

1. R = Read only
R/RDC = Read/Read SCPDR to clear
R/WDC = Read/Write SCPDR to clear
R/1C = Read; write with 1 to clear (write with 0 ignored).




Table 12-6. SCPDR Description

Name	Description
SCPD[7:0] Bits 7–0	SCP Data Buffer—This field is used both to transmit and receive SCP data. Writing to the SCPDR enters a new character in the transmit buffer; reading the SCPDR register reads the character at the top of the RX FIFO.



12.3.2 GPIO

SCP Registers

The five SCP pins can function as GPIO. GPIO functions are governed by the SCPPCR register. The data direction and port GPIO data fields correspond to the SCP pins as shown in Table 12-7.

Table 12-7. SCP Pin GPIO Bit Assignments

GPIO Bit #	SCP Pin
9, 4	PWR_EN
8, 3	SIMRESET
7, 2	SIMDATA
6, 1	SENSE
5, 0	SIMCLK

SCP Port Control Register \$0020_B00A **SCPPCR** Bit 15 7 5 2 Bit 0 14 13 12 SMEN SCPDD[4:0] SCPPD[4:0] RESET 0 0 0 0 0 0 0 0 0

Table 12-8. SCPPCR Description

Name	Description	Settings						
SMEN Bit 15	SCP Port Enable—Determines if all five smart card pins function as SCP pins or GPIO.	0 = GPIO (default). 1 = SCP.						
SCPDD[4:0] Bits 9–5	SCP Data Direction—Each of these bits determines the data direction of the associated pin if it is configured as GPIO.	0 = Input (default). 1 = Output.						
SCPPD[4:0] Bits 4–0	SCP Port GPIO Data [4:0]—Each of these bits contains data for the corresponding SCP pin if it is configured as GPIO. Writes to these bits are stored in an internal latch, and driven on any port pin configured as an output. Reads of these bits return the value sensed on input pins and the latched data driven on outputs							



Chapter 13 Keypad Port

The keypad port (KP) is a 16-bit peripheral designed to ease the software burden of scanning a keypad matrix. It works with any sized matrix up to eight rows by eight columns. With appropriate software support, keypad logic can detect, debounce, and decode one or two keys pressed simultaneously. A key press generates an interrupt that can bring the MCU out of low power modes.

The KP is designed for a keypad matrix that shorts intersecting row and column lines when a key is depressed. It is not intended for use with other switch configurations.

13.1 Keypad Operation

This section describes KP pin configuration, software polling required to determine a valid keypress, low power operation, and noise suppression circuitry. Figure 13-1 is a block diagram of the keypad port.




Figure 13-1. Keypad Port Block Diagram



13.1.1 Pin Configuration

The KP provides sixteen pins to support any keypad configuration up to eight rows and eight columns. Five of these pins, ROW7–ROW 5 and COL7–COL6, are multiplexed with other functions, as described in Section 4.5 starting on page 4-15. Any pins not used for the keypad are available as GPIO pins.

13.1.1.1 Column Pins

Each column pin intended for keypad operation must be configured as an output by setting the corresponding KCD bit in the Keypad Port Data Direction Register (KDDR), and for keypad rather than GPIO operation by setting the corresponding KCO bit in the Keypad Port Control Register (KPCR). Column pins configured for keypad operation are open drain with on-board pull-up resistors; column pins configured as GPIO outputs have totem pole drivers with the pull-up resistors disabled. These configurations are summarized in Table 13-1.

 KDDR[15:8]
 KPCR[15:8]
 Pin Function
 Pull-up Resistors

 0
 x
 Input
 Enabled

 1
 0
 Output—totem pole
 Disabled

 1
 1
 Output—open drain
 Enabled

Table 13-1. Keypad Port Pull-up Resistor Control

13.1.1.2 Row Pins

Row pins intended for keypad operation must be configured as inputs by clearing the corresponding KRD bits in the KDDR, and for keypad operation (rather than GPIO) by setting the corresponding KRE bits in the KPCR. When pulled low, each row pin configured for keypad operation sets the KPKD bit in the Keypad Status Register (KPSR) and generates an interrupt. Row pins configured as GPIO do not set the status flag or generate an interrupt when they are pulled low. The KPKD bit is cleared by reading the KPSR, then writing the KPKD bit with 1.

A discrete switch can be connected to any row input pin that is not part of the keypad matrix. The second terminal of the discrete switch is connected to ground. If the pin is configured as an input and for keypad operation, hardware detects closure of the switch and generates an interrupt if the corresponding row pin is configured for keypad operation.

Care should be taken not to configure a row pin for both KP operation and as an output. In this configuration a keypad interrupt is generated if the associated data bit in the Keypad Data Register (KPDR) is written with zero, pulling the pin low.



13.1.2 Keypad Matrix Polling

The keypad interrupt service routine typically includes a keypad polling loop to determine which key is pressed. This loop walks a 0 across each of the keypad columns by clearing the corresponding KCO bit, and reads the row values in the KPDR at each step. The process is repeated several times in succession, and the results of each pass compared with those from the previous pass. When several consecutive scans yield the same key closures, a valid key press has been detected. Software can then determine which switch is pressed and pass the value up to the next higher software layer.

13.1.3 Standby and Low Power Operation

The keypad does not require software intervention until a keypress is detected. Software can put the keypad in a standby state between keypresses to conserve power by clearing the KCO bits in the KPCR. Clearing the KCO bits turns off the open-drain mode in the corresponding column outputs, converting them to totem pole drivers, and disconnects the pull-up resistors, reducing standby current. The outputs are forced low by clearing the corresponding bits in the KPDR. Row inputs are left enabled. The MCU can then attend to other tasks or enter a low power mode.

The keypad port interrupts the MCU when a key is pressed, waking it up if it is in a low power mode. The MCU re-enables the open drain drivers, sets all the column strobes high, and runs the keypad polling routine to determine which key is pressed. Care should be taken to enable the open drain drivers before driving the columns high to avoid shorting power to ground through two or more switches.

13.1.4 Noise Suppression on Keypad Inputs

The noise suppression circuit illustrated in Figure 13-2 qualifies keypad closure signals to prevent false keypad interrupts. The circuit is a four-state synchronizer driven by CKIL. A KP interrupt is not generated until all four synchronizer stages have latched a valid key assertion, effectively filtering out any noise less than four clock cycles in duration. The interrupt signal is an S-R latch output that remains asserted until cleared by software. Once cleared, the interrupt and its reflection in the KPSR cannot be set again until a period of no key closure is detected. In this way, the hardware prevents multiple interrupts for the same key press with no software intervention.

Because the keypad interrupt signal is driven by the noise suppression circuit, CKIL must remain powered in low power modes for which the keypad is a wake-up source.




Figure 13-2. Glitch Suppressor Functional Diagram

13.2 Keypad Port Registers

Table 13-2 is a summary of the KP control and GPIO registers, including the acronym, bit names, and address (least-significant halfword) of each register. The most-significant halfword of all register addresses is \$0020. All registers except KPSR are byte-addressable, with column bits in the most significant byte, and row bits in the least significant byte.

			ı	abie	13-2.	Ke	ypad	Reg	ıster	Sum	ımar	/				
KPCR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$A000				KCC	0[7:0]							KR	E[7:0]			
									_		_					_
KPSR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$A002																KPKD
KDDR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$A004	KCDD[7:0]							KRDD[7:0]								
KPDR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$A006	KCD[7:0]											KR	D[7:0]			




Table 13-3. KPCR Description

	14510 10 01 141 011 501						
Name	Description	Settings					
KCO[7:0] Bits 15–8	Keypad Column Strobe Open Drain Enable—Each bit determines if the corresponding pin functions as a keypad column pin (strobe operation—open-drain output in normal operation, totem pole output in low power and standby modes) or GPIO (totem pole output only).	0 = GPIO (default). 1 = KP—open-drain output in normal operation.					
KRE[7:0] Bits 7–0	Keypad Row Interrupt Enable—Each bit determines if the corresponding row pin functions as KP (generates an interrupt if pulled low) or GPIO (no interrupt).	0 = GPIO—interrupt disabled (default). 1 = KP—interrupt enabled.					
	Note: Either the EKPD bit in the NIER or the EFKPD bit in the FIER must also be set in order to generate the keypad interrupts (see page 7-7).						




Table 13-4. KPSR Description

Name	Type ¹	Description	Settings							
KPKD Bit 0	R/1C	Keypad Keypress Detect—This bit reflects the keypad interrupt status. It is set when a valid key closure has been detected, and cleared by reading the KPSR, then writing KPKD with 1.	0 = No valid keypress detected (default).1 = Valid keypress detected.							

1. R/1C = Read, or write with 1 to clear (write with 0 ignored).



KDDR Keypad Data D									ction Register					\$0020_A004			
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0	
	KCDD[7:0]											KRDI	D[7:0]				
DECET		Λ	Λ	Λ	Λ	Λ	Λ	Λ	0	Λ	Λ	Λ	Λ	Λ	Λ	0	

Table 13-5. KDDR Description

Name	Description	Settings
KCDD[7:0] Bits 15–8	Keypad Column Pin Data Direction	0 = Input (default). 1 = Output
KRDD[7:0] Bits 7–0	Keypad Row Pin Data Direction Each of these bits determines the data direction of the associated pin. Valid data should be written to the KPDR before any of these bits are configured as outputs.	

KPD	KPDR Keypad Port Data Register													\$00	A006	
	Bit 15 14 13 12 11 10 9 8										5	4	3	2	1	Bit 0
				KCD	[7:0]						KRD	[7:0]				
DECET																-

Table 13-6. KPDR Description

Name	Description									
KCD[7:0] Bits 15–8	Keypad Column Data	Each of these bits contains data for the corresponding keypad pin. Writes to KPDR are stored in an internal latch, and driven on any port pin configured as an output. Reads of this register return the								
KRD[7:0] Bits 7–0	Keypad Row Data	value sensed on input pins and the latched data driven on outputs.								



Chapter 14 Serial Audio and Baseband Ports

The Serial Audio Port (SAP) and the Baseband Port (BBP) are both DSP peripherals based on the synchronous serial interface (SSI) included in several other Motorola DSP devices. Each port supports full-duplex serial communication with a variety of serial devices, including one or more industry-standard codecs, other DSPs, microprocessors, and peripherals that implement the Motorola SSI. Features common to both the SAP and the BBP include the following:

- Independent transmit and receive sections that can operate with separate (asynchronous) or shared (synchronous) internal/external clocks and frame syncs
- TDM operation with either one slot per frame (normal mode) or up to 32 time slots per frame (network mode).
- Programmable word length (8, 12, or 16 bits).
- Program options for frame synchronization and clock generation

Features unique to one port include the following:

- The SAP contains a Bit Rate Multiplier (BRM) to generate a bit clock with a standard codec frequency.
- The SAP includes a general-purpose timer.
- The BBP contains transmit and receive frame counters.

In addition, any or all of the pins in each port can be configured as GPIO.

Figure 14-1 and Figure 14-2 are block diagrams of the SAP and BBP respectively.






Figure 14-1. SAP Block Diagram




Figure 14-2. BBP Block Diagram



14.1 Data and Control Pins

Each of the ports contains six pins. The names and functions of these pins are summarized in Table 14-1.

Function SAP Pin BBP Pin Asynchronous Mode Synchronous Mode SC₀A SC0B Receiver Clock Serial Flag 0 SC1A Serial Flag 1 SC1B Receiver Frame Sync SC2B Transmitter Frame Sync Tx and Rx Frame Sync SC2A Tx and Rx Clock **SCKA SCKB** Transmitter Clock **SRDA** Serial Receive Data Pin SRDB **STDA STDB** Serial Transmit Data Pin

Table 14-1. SAP and BBP Pins

The functions of the serial clock pin (SCK) and serial control pins (SC0–2) for each port depend on whether the port clock and frame sync signals operate independently (asynchronous mode) or are common (synchronous mode). Signal directions (input or output) for these four pins are determined by the Serial Control Pin Direction SCD[2:0] and Serial Clock Pin Direction (SCKD) bits in Control Register C for each port (SAPCRC and BBPCRC). Pins that are not used for SAP or BBP operation can be configured as GPIO. Pin functions are further described in the following sections:

- Receive and transmit clocks—Section 14.2 on page 14-3.
- Data transmission and reception—Section 14.4 on page 14-10.
- Serial flags—Section 14.3.4 on page 14-9.

The SCKA, SRDA, and STDA signals are multiplexed with other functions. Multiplexing is described in Section 4.5 starting on page 4-15.

14.2 Transmit and Receive Clocks

Several options are provided to configure the SAP and BBP transmit and receive bit clocks, including clock sources (internal or external), frequency, polarity, and BRM (SAP only).



14.2.1 Clock Sources

The transmit and receive clock source(s) can be either external or internal. For an external clock source, the pins functioning as clocks are configured as inputs. For an internal clock source, clock pins are configured as outputs. The BBP internal clock is derived from DSP_CLK; the SAP internal clock is derived from either DSP_CLK or the Bit Rate Multiplier clock (BRM_CLK), as determined by the BRM bit in the SAP Control Register C (SAPCRC). Clock sources and pins are governed by SAPCRC/BBPCRC control bits SYN (which selects synchronous or asynchronous mode), SCKD, and SCD0, as shown in Table 14-2.

Table 14-2. SAP/BBP Clock Sources

SYN	SCKD	SCD0	Receive Clock Source	Receive Clock Out	Transmit Clock Source	Transmit Clock Out								
	Asynchronous Mode													
0	0	0	External, SC0A/B	_	External, SCKA/B	_								
0	0	1	Internal	SC0A/B	External, SCKA/B	_								
0	1	0	External, SC0A/B	_	Internal	SCKA/B								
0	1	1	Internal	SC0A/B	Internal	SCKA/B								
			Synch	ronous Mode										
1	0	Х	External, SCKA/B	_	External, SCKA/B	_								
1	1	х	Internal	SCKA/B	Internal	SCKA/B								

Note:

Although an external serial clock can be independent of and asynchronous to the DSP system clock, its frequency must be less than or equal to one-third the DSP_CLK frequency.

14.2.2 Clock Frequency

The frequency of the internally-generated bit clock is determined by the source clock, an optional divide-by-8 prescaler, and a programmable prescale modulus, as shown in the following equation:

Bit clock frequency =
$$\frac{BRGCLK}{2 \times (2-PSR)^3 \times (PM+1)}$$
where
$$\frac{BRGCLK = DSP_CLK (BBP)}{DSP_CLK \text{ or } BRM_CLK (SAP)}$$

$$\frac{DSP_CLK \text{ or } BRM_CLK (SAP)}{PSR = Prescaler (PSR) \text{ bit in Control Register A}}$$



The minimum frequency is generated with the prescaler on (PSR=0) and the maximum prescale modulus (PM[7:0]=255), yielding

Bit clock frequency =
$$\frac{BRGCLK}{2 \times (2)^3 \times (256)} = \frac{BRGCLK}{4096}$$

The combination of PSR=1 and PM[7:0]=0 is reserved, so the maximum frequency is generated with PSR=1 and PM[7:0]=1, yielding

Bit clock frequency =
$$\frac{BRGCLK}{2 \times (1)^3 \times (2)} = \frac{BRGCLK}{4}$$

If the bit clock is supplied externally, the maximum allowed frequency is DSP_CLK \div 3.

14.2.3 Clock Polarity

The Clock Polarity (CKP) bit in the SAPCRC or BBPCRC determines the clock edge on which data and frame sync are clocked out and latched in. When the CKP bit is cleared, data and frame sync are clocked out on the rising edge of the transmit bit clock and latched in on the falling edge of the receive bit clock. When the CKP bit is set, data and frame sync are clocked out on the falling edge of the transmit bit clock and latched in on the rising edge of the receive bit clock.

14.2.4 Bit Rate Multiplier (SAP Only)

The BRM provides a way to generate a variety of different SAP bit clock rates. It uses the values in the SAP BRM Constant A and Constant B (SAPBCA and SAPBCB) registers to apply a non-integer divisor to CKIH, generating a BRM_CLK frequency that can be divided down by the prescale modulus.

One common application of the BRM is to generate the standard codec frequency of 2.048 MHz. This can be done by taking the following steps:

Transmit and Receive Clocks

- 1. Set the BRM bit in the SAPCRC to select BRM_CLK rather than DSP_CLK as the bit rate clock source BRGCLK.
- 2. Set the PSR bit in SAPCRA to disable the prescaler.
- 3. Write the SAPBCA, SAPBCB, and the PM[7:0] bits in the SAPCRA. Table 14-3 contains the appropriate values for certain standard CKIH frequencies.

Table 14-3. Register Settings to Generate a 2.048 MHz Clock

CKIH (MHz)	SAPBCA	SAPBCB	PM[7:0]
13	\$05A7	\$FF4E	\$02
16.8	\$01F3	\$FFE6	\$03
26	\$05A7	\$FF4E	\$05
33.6	\$01F3 (reset)	\$FFE6 (reset)	\$07

The following formula can be used to derive SAPBCA and SAPBCB values for CKIH frequencies not listed in Table 14-3:

$$BRM_CLK = CKIH \times \underbrace{A + (B / 2)}_{A + B}$$

where A = SAPBCA

B = 2's complement of SAPBCB.



14.3 TDM Options

Several facets of SAP and BBP TDM operation can be controlled, including synchronous or asynchronous mode, frame configuration, frame sync parameters, serial I/O flags, and interrupts.

14.3.1 Synchronous and Asynchronous Modes

The transmit and receive sections for each port can operate either synchronously or asynchronously, as determined by the Synchronous Mode (SYN) bit in the SAPCRC or BBPCRC. In asynchronous mode, there are separate, independent signals and pins for the transmit clock, receive clock, transmit frame sync (TFS) and receive frame sync (RFS). The synchronous mode has a common transmit and receive clock and a common transmit and receive frame syncs. Pin assignments for these signals are listed in Table 14-1 on page 14-3.

14.3.2 Frame Configuration

Each port can be configured for one time slot per frame (normal mode) or multiple time slots per frame (network mode). Each of these modes is periodic. A non-periodic on-demand mode is also provided. The mode is determined by Operation Mode (MOD) bit in the SAPCRC or BBPCRC and the Frame Rate Divider Control (DC[4:0]) bits in the SAPCRA or BBPCRA, as shown in Table 14-4.

MOD	DC[4:0] Value	Mode	TDM Frame Length	Word Rate
0	0–31	Normal	DC[4:0] + 1	1 word per frame
1	1–31	Network	DC[4:0] + 1	DC[4:0] + 1 words per frame
1	0	On-Demand	_	_

Table 14-4. Frame Configuration

14.3.2.1 Normal Mode

Normal mode is typically used to transfer data to or from a single device. There can be multiple (up to 32) "time slots" per frame, according to the DC[4:0] bits, but data is transferred and received only in the first time slot. Thus, in normal mode, DC[4:0] effectively determine the word transfer rate.



Network mode is typically used in TDM systems employing multiple devices. Two to 32 time slots can be selected with the DC[4:0] bits, and data is transferred and received in each time slot.

14.3.2.3 On-Demand Mode

On-demand mode is selected by adjusting the MOD bit for network mode and clearing DC[4:0]. In this mode, frame sync is not periodic but is generated only when data is available to transmit. The TFS must be internal (output), and the RFS must be external (input). Therefore, either synchronous or asynchronous mode can be used in simplex operation, but full-duplex operation requires asynchronous mode. On-demand mode is useful for interfacing to a codec that requires a continuous clock.

14.3.3 Frame Sync

The frame sync frequency for each port is

Frame sync frequency = bit clock frequency

 $WL \times (DC + 1)$

where bit clock = the transmit or receive bit clock frequency derived in

Section 14.2.2 on page 14-4

WL = Word length (8, 12, or 16) as specified by the WL[1:0] bits

in SAPCRA or BBPCRA.

DC = Frame divide rate specified by the DC[4:0] field in SAPCRA

or BBPCRA.

The following RFS and TFS parameters can be adjusted by bits in SAPCRC or BBPCRC:

- Duration—The sync signals can be either one bit long or one word long by adjusting the Frame Sync Length (FSL[1:0]) bits. In asynchronous mode, the sync signals can be the same or different lengths.
- Direction—The signals can be outputs or inputs according to SCD[2:1]
- Timing—Word-length frame syncs can be asserted at the start of a frame or on the last bit of the previous frame by adjusting the Frame Sync Relative timing (FSR) bit.
- Polarity—The sync signals can be active-high or active-low based on the Frame Sync Polarity (FSP) bit.



14.3.4 Serial I/O Flags

In synchronous mode, the SC0x and SC1x pins are available as Serial I/O Flags. Flag I/O is typically used in codec systems to select among multiple devices for addressing. Flag values can change state for each transmitted or received word. Double-buffered control and status bits for the flags keep them synchronized with the transmit and receive registers. Each flag can be configured as an input or output according to the corresponding SCDx bit in the SAPCRC or BBPCRC.

If a flag pin is configured as an input, its state is reflected in the Input Flag (IF0 or IF1) bit in the port Status Register (SAPSR or BBPSR). The pin is latched during reception of the first bit of every receive slot; the latched value is transferred to the corresponding IF bit when the contents of the receive shift register are transferred to the receive data register. Latching the flag input pin allows the signal to change state without affecting the flag state until the first bit of the next received word.

When configured as an output, the flag pin reflects the state of the Output Flag (OF0 or OF1) bit in Control Register B (SAPCRB or BBPCRB). When one of these bits is changed, the value is latched the next time the contents of SAPTX or BBPTX are transferred to the port's transmit shift register. The corresponding flag pin changes state at the start of the following frame (normal mode) or time slot (network mode), and remains stable until the first bit of the following word is transmitted. Use the following sequence for setting output flags when transmitting data:

- 1. Wait for the TDE bit to be set, indicating the TXB register is empty.
- 2. Write the OF0 and OF1 bits flags.
- 3. Write the transmit data to the TXB register.

For each port, the two flags operate independently but can be used together for multiple serial device selection. They can be used unencoded to select one or two codecs, or can be decoded externally to select up to four codecs.

14.3.5 TDM Interrupts

In network mode, interrupts can be generated at the end of the last slot in a transmit or receive frame. The interrupts are enabled by the Receive Last Slot Interrupt (RLIE) and Transmit Last Slot Interrupt (TLIE) bits in the SAPCRB or BBPCRB.

The other four TDM interrupts—Receive, Receive Error, Transmit, and Transmit Error—can occur in any TDM mode. These interrupts are described in Section 14.4.



Data Transmission and Reception

14.4 Data Transmission and Reception

Each port provides configuration options for data transmission and reception, as well as data format.

14.4.1 Data Transmission

The transmission sequence varies somewhat between normal, network, and on-demand modes.

14.4.1.1 Normal Mode Transmission

The following steps illustrate a typical transmission sequence in normal mode:

- Write the first transmit data word to the port's Transmit Register (SAPTX or BBPTX). This clears the Transmit Data Register Empty (TDE) bit in the SAPSR or BBPSR.
- 2. Set the Transmit Enable (TE) bit in the SAPCRB or BBPCRB.
- 3. At the next TFS, the Transmit Register data is copied to the Transmit Shift Register, the transmitter is enabled, and the TDE bit is set. The Transmit Register retains the current data until it is written again. If the Transmit Interrupt Enable (TIE) bit in the SAPCRB or BBPCRB is set, an interrupt is generated. At this point, a new value is normally written to the Transmit Register, clearing TDE.
- 4. Data is shifted out from the shift register to the STDx pin, clocked by the transmit bit clock.
- 5. The cycle repeats from step 3.

If the TDE bit is set when step 3 occurs, indicating that new data has not been written to the Transmit Register, the Transmit Underflow Error (TUE) bit in the SAPSR or BBPSR is set. If the Transmit Error Interrupt Enable (TEIE) bit in the SAPCRB or BBPCRB is set, an interrupt is generated. The previously sent data, which has remained in the Transmit Register, is again copied to the shift register and transmitted out.

Note: If the TE bit is cleared during a transmission, the SAP or BBP completes the transmission of the current data in the transmit shift register before disabling the transmitter. TE should not be cleared until the TDE bit is set, indicating that the current data has been transferred from the transmit register to the transmit shift register. When the transmitter is disabled, the STDx pin is tri-stated, and any data present in the SAPTX or BBPTX is not transmitted. Data can be written to a Transmit Register when the TE bit is cleared, but is not copied to the shift register until the TE bit is set.



14.4.1.2 Network Mode Transmission

The following steps illustrate a typical transmission sequence in network mode:

- 1. Write the Transmit Register with the first transmit data word. If no data is to be sent for the first time slot, write to the Time Slot register (SAPTSR or BBPTSR) instead to avoid an underrun error. The content written to the Time Slot Register is irrelevant and ignored. Writing to the TSR causes the STDx line to be tri-stated during the idle time slot. This allows multiple transmitters to share a single data line without interference.
- 2. Set the TE bit.
- 3. If the Transmit Register has been written, the data is copied to the transmit shift register at the next TFS for the first time slot in a frame. For other time slots, the copy takes place at the beginning of the next time slot. The Transmit Register retains the current data until it is written again.
- 4. The TDE bit is set. If the TIE bit is set, an interrupt is generated. At this point, the Transmit Register or Time Slot Register is written, depending on the following circumstances:
 - a. If data is to be transmitted in the next time slot, that data is written to the Transmit Register.
 - b. If the next time slot is idle but subsequent time slots are to be used, the Time Slot Register is written to avoid a transmit underrun error.

Either of these writes clears TDE.

- 5. If the shift register contains data, the data is shifted out to the STDx pin, clocked by the transmit bit clock. If the shift register is empty (data was written to the Time Slot Register rather than the Transmit Register), the STDx pin is tri-stated for that time slot.
- 6. If data is to be sent for any subsequent time slots in the frame, or if this is the last time slot in the frame, the cycle repeats from step 3.
- 7. If no further data is to be sent in this frame, the first time slot of the next frame can be set up by writing either the Transmit Register (with data for the first time slot) or the Time Slot Register. After transmission of the last data word is completed, the TE bit can be toggled (cleared and then reset). This action disables the transmitter (after the last bit has been shifted out of the transmit shift register) and the STDx pin remains in the high-impedance state until the beginning of the next frame. At the next frame sync, the next frame begins at step 3.



Data Transmission and Reception

At step 3, if neither the Transmit Register nor the Time Slot Register have been written since step 3 of the previous cycle, the TUE bit is set and an interrupt is generated if enabled as described in Normal mode.

In addition to interrupts for receive and transmit, special network mode interrupts are provided to indicate the last slot.

14.4.1.3 On-Demand Mode

A typical transmission sequence in on-demand mode is as follows:

- 1. Set the TE bit in the SAPCRB or BBPCRB.
- 2. Write transmit data to the port's Transmit Register.
- 3. The Transmit Register data is copied to the Transmit Shift Register. The Transmit Register retains the current data until it is written again.
- 4. The TDE bit is set, and an interrupt is generated if the TIE bit in is set.
- 5. Data is immediately shifted out from the shift register to the STDx pin, clocked by the transmit bit clock.
- 6. The cycle repeats from step 2, but not at any particular time. If the Transmit Register is written before the current time slot has expired, step 5 will not occur (and the Transmit Register will not accept another word) until the current time slot expires.

Although the SAP transmitter is double-buffered, only one word can be written to the Transmit Register, even when the transmit shift register is empty. Transmit underruns are impossible for on-demand transmission and are disabled.

14.4.2 Data Reception

Data reception is enabled by setting the Receive Enable (RE) pin in SAPCRB or BBPCRB, which allows or inhibits transfer from the shift register to the Receive Register. Data is received on the SRDA or SRDB pin, clocked into the receive shift register by the receive transmit clock. When the number of bits received equals the expected word length (as selected by the WL bits in SAPCRA or BBPCRA), the shift register contents are transferred to the Receive Register (SAPRX or BBPRX), and the Receive Data Register Full (RDF) bit in the SAPSR or BBPSR is set. If the Receive Interrupt Enable (RIE) bit in SAPCRB or BBPCRB is set, an interrupt is generated. Reading the receive register clears the RDF bit. If the received word is the first word in a frame, the Receive Frame Sync (RFS) bit in the SAPSR or BBPSR is set.



If RDF is set when the shift register is full, indicating that the previous received word has not been read, the Receive Overrun Error (ROE) bit in the SAPSR or BBPSR is set, and an interrupt is generated if the Receive Error Interrupt Enable (REIE) bit in the SAPCRB or BBPCRB has been set. The newer data is lost.

14.4.3 Data Formats

Data words can be 8, 12, or 16 bits long. Word length is determined by the WL[1:0] bits in the SAPCRA or BBPCRA.

The shift registers in the SAP and BBP are bidirectional to accommodate data formats that specify MSB first (such as those used by codecs) and LSB first (such as those used by AES-EBU digital audio). Selection of MSB or LSB first is determined by the SHFD bit in the SAPCRC or BBPCRC.

14.5 Software Reset

Either port can be reset without disturbing the rest of the system by clearing the PC[5:0] bits in the Port Control Register (SAPPCR or BBPPCR). This action stops all serial activity and resets the status bits; the contents of SAPCRA, SAPCRB, and SAPCRC are not affected. The port remains in reset while all pins are programmed as GPIO, and becomes active (i.e., functions as the SAP or BBP) only if at least one of the pins is programmed as a SAP or BBP pin.

Note:

To ensure proper operation of the interface, the DSP program must reset the SAP or BBP before changing any of its control registers except for the SAPCRB or BBPCRB.

14.6 General-Purpose Timer (SAP Only)

The SAP provides a general-purpose timer that can be used for debugging. The timer is enabled by the TCE bit in the SAPCRB. The following two registers control timer operation:

• The SAP Timer Counter (SAPCNT) is a counter that is decremented by a clock running at a frequency of (DSP_CLK ÷ 2048). When it decrements to zero, a timer counter rollover interrupt is issued.



Frame Counters (BBP Only)

• The SAP Timer Modulus Register (SAPMR) contains a modulus value that is loaded into the SAPCNT register when TCE is set and each time the counter rolls over.

Note:

Although this timer is technically not involved in SAP operation, the SAP must be enabled by setting the PEN bit *and* at least one of the PC[5:0] bits in the SAP Port Control Register (SAPPCR) to enable the timer.

14.7 Frame Counters (BBP Only)

The BBP provides two counters that can be used to count transmit and receive frames.

Setting the TCE bit in BBPCRB enables the transmit frame counter and loads it with the value in the BBP Transmit Counter Modulus Register (BBPTMR). The counter is decremented by transmit frame sync. When the counter rolls over, it is again loaded with BBPTMR, and an interrupt is generated if the TCIE bit in BBPCRB is set.

Setting the RCE bit in BBPCRB enables the receive frame counter and loads it with the value in the BBP Receive Counter Modulus Register (BBPRMR). The counter is decremented by receive frame sync. When the counter rolls over, it is again loaded with BBPRMR, and an interrupt is generated if the RCIE bit in BBPCRB is set.

Note:

Although these counters are technically not involved in BBP operation, the BBP must be enabled by setting the PEN bit *and* at least one of the PC[5:0] bits in the BBP Port Control Register (BBPPCR) to enable the counters.



14.8 Interrupts

Table 14-5 presents a summary of the possible interrupts the DSP can generate for each port, ordered from highest to lowest priority (assuming they are all assigned the same interrupt priority level), along with their corresponding status and interrupt enable bits, if any.

Table 14-5. SAP and BBP Interrupts

Interrupt	SAPCRB Interrupt Enable Bit	SAPSR Status Bit
SAP Receive Data with Overrun Error	REIE	ROE
SAP Receive Data	RIE	RDF
SAP Receive Last Slot	RLIE	_
SAP Transmit Data with Underrun Error	TEIE	TUE
SAP Transmit Last Slot	TLIE	_
SAP Transmit Data	TIE	TDE
SAP Timer Counter Rollover	TCIE	_
	BBPCRB Interrupt Enable Bit	BBPSR Status Bit
BBP Receive Data with Overrun Error	REIE	ROE
BBP Receive Data	RIE	RDF
BBP Receive Last Slot	RLIE	_
BBP Receive Frame Counter	RCIE	_
BBP Transmit Data with Underrun Error	TEIE	TUE
BBP Transmit Last Slot	TLIE	_
BBP Transmit Data	TIE	TDE
BBP Transmit Frame Counter	TCIE	_



SAP and BBP Control Registers

14.9 SAP and BBP Control Registers

Table 14-6 and Table 14-7 are summaries of the SAP and BBP control registers respectively, including the acronym, bit names, and address of each register.

Table 14-6.	Serial Audio	Port Register	Summary
-------------	--------------	---------------	---------

	Table 14-6. Serial Audio Port Register Summary															
SAPBCB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFB2								BRM C	onstant	В						
SAPBCA	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFB3								BRM C	Constant A							
SAPCNT	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFB4								LV[15:0]							
SAPMR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFB5								LV[15:0]							
SAPCRA	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFB6	PSR	WL	[1:0]			DC[4:0]						PM	[7:0]			
SAPCRB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFB7	REIE	TEIE	RLIE	TLIE	RIE	TIE	RE	TE						TCE	OF[1:0]
SAPCRC	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
X:\$FFB8	FSP	FSR	FSL	[1.0]				BRM	SHFD	CKP	SCKD	(SCD[2:0)]	MOD	SYN
Λ.ψι ι Βο	1 01	1 510	100	[1.0]				DIKW		OIG	OUND	•	JOD _{[Z.C}	<u>'</u>]	MOD	0111
SAPSR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					11	10	9									0
SAPSR					11	10	9		7	6	5	4	3	2	1	0
SAPSR X:\$FFB9	15	14	13	12				8	7 RDF	6 TDE 6	5 ROE	4 TUE	3 RFS	2 TFS	1 IF[0 1:0]
SAPSR X:\$FFB9 SAPRX	15	14	13	12				8	7 RDF	6 TDE 6	5 ROE	4 TUE	3 RFS	2 TFS	1 IF[0 1:0]
SAPSR X:\$FFB9 SAPRX X:\$FFBA	15	14	13	12	11	10	9	8 Receiv	7 RDF 7 /e Word	6 TDE 6	5 ROE 5	4 TUE 4	3 RFS 3	2 TFS 2	1 IF[[*] 1	0 1:0] 0
SAPSR X:\$FFB9 SAPRX X:\$FFBA SAPTSR	15	14	13	12	11	10	9	8 Receiv	7 RDF 7 ve Word	6 TDE 6	5 ROE 5	4 TUE 4	3 RFS 3	2 TFS 2	1 IF[[*] 1	0 1:0] 0
SAPSR X:\$FFB9 SAPRX X:\$FFBA SAPTSR X:\$FFBB	15 15 15	14 14 14	13	12 12 12	11	10	9	8 Receiv 8 (Du	7 RDF 7 /e Word 7 mmy)	6 TDE 6 6	5 ROE 5	4 TUE 4	3 RFS 3	2 TFS 2	1 IF[1 1	0 1:0] 0
SAPSR X:\$FFB9 SAPRX X:\$FFBA SAPTSR X:\$FFBB SAPTX	15 15 15	14 14 14	13	12 12 12	11	10	9	8 Receiv 8 (Du	7 RDF 7 /e Word 7 mmy)	6 TDE 6 6	5 ROE 5	4 TUE 4	3 RFS 3	2 TFS 2	1 IF[1 1	0 1:0] 0
SAPSR X:\$FFB9 SAPRX X:\$FFBA SAPTSR X:\$FFBB SAPTX X:\$FFBC	15 15 15 15	14 14 14	13 13 13	12 12 12 12	11 11 11	10 10 10	9 9	8 Receive 8 (Durantament)	7 RDF 7 ye Word 7 mmy) 7 nit Word	6 TDE 6 6 6 1	5 ROE 5 5	4 TUE 4 4	3 RFS 3 3	2 TFS 2 2 2	1 IF[1 1 1	0 1:0] 0 0 0
SAPSR X:\$FFB9 SAPRX X:\$FFBA SAPTSR X:\$FFBB SAPTX X:\$FFBC SAPPDR	15 15 15 15	14 14 14	13 13 13	12 12 12 12	11 11 11	10 10 10	9 9	8 Receive 8 (Durantament)	7 RDF 7 ye Word 7 mmy) 7 nit Word	6 TDE 6 6 6 1	5 ROE 5 5	4 TUE 4 4	3 RFS 3 3	2 TFS 2 2 2	1 IF[1 1 1	0 1:0] 0 0 0
SAPSR X:\$FFB9 SAPRX X:\$FFBA SAPTSR X:\$FFBB SAPTX X:\$FFBC SAPPDR X:\$FFBD	15 15 15 15 15	14 14 14 14	13 13 13 13	12 12 12 12	11 11 11 11	10 10 10	9 9 9	8 Receiv 8 (Du 8 Transr	7 RDF 7 ve Word 7 mmy) 7 nit Word	6 TDE 6 6 6 1 6	5 ROE 5 5 5	4 TUE 4 4 4	3 RFS 3 3 3 PD[2 TFS 2 2 2 2 5:0]	1 IF[1 1 1 1 1 1 1	0 1:0] 0 0
SAPSR X:\$FFB9 SAPRX X:\$FFBA SAPTSR X:\$FFBB SAPTX X:\$FFBC SAPPDR X:\$FFBD	15 15 15 15 15	14 14 14 14	13 13 13 13	12 12 12 12	11 11 11 11	10 10 10	9 9 9	8 Receiv 8 (Du 8 Transr	7 RDF 7 ve Word 7 mmy) 7 nit Word	6 TDE 6 6 6 1 6	5 ROE 5 5 5	4 TUE 4 4 4	3 RFS 3 3 PD[3	2 TFS 2 2 2 5:0] 2 [5:0]	1 IF[1 1 1 1 1 1 1	0 1:0] 0 0



Table 14-7. Baseband Port Register Summary

BBPRMR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
X:\$FFA4								LV	[15:0]								
BBPTMR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
X:\$FFA5								LV	[15:0]								
BBPCRA	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
X:\$FFA6	PSR	WL	[1:0]			DC[4:0]				PM[7:0]							
BBPCRB	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
X:\$FFA7	REIE	TEIE	RLIE	TLIE	RIE	TIE	RE	TE	RCIE	TCIE	RCE	TCE			OF[1:0]	
BBPCRC	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
X:\$FFA8	FSP	FSR	FSL	[1:0]					SHFD	CKP	SCKD	S	SCD[2:0)]	MOD	SYN	
BBPSR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
X:\$FFA9									RDF	TDE	ROE	TUE	RFS	TFS	IF[1	1:0]	
BBPRX	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
X:\$FFAA								Recei	ve Word								
BBPTSR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
X:\$FFAB								(Dı	ımmy)								
BBPTX	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
X:\$FFAC								Trans	mit Word	ł							
BBPPDR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
X:\$FFAD													PD[5:0]			
BBPDDR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
X:\$FFAE													PDC	[5:0]			
BBPPCR	15	14	13	12	11	10	9	8	. 7	6	5	4	3	2	1	0	
X:\$FFAF									PEN				PC[5:0]			

SAP and BBP Control Registers

14.9.1 SAP and BBP Control Registers

SAP	BCB					SAP	BRN	1 Co	nstar	nt B					X:\$I	FFB2
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
							SA	P BRM	Constar	nt B						
RESET	1	1	1	1	1	1	1	1	1	1	1	0	0	1	1	0
SAP	ВСА					SAP	BRN	1 Co	nstar	nt A					X:\$I	FFB3
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
							SA	P BRM	Constar	nt A						
RESET	0	0	0	0	0	0	0	1	1	1	1	1	0	0	1	1

SAPBCA and SAPBCB contain constants that determine the frequency of the SAP bit clock, described in Section 14.2.4 on page 14-5.

SAP	CNT					SAI	⊃ Tin	ner C	ount	er					X:\$I	FFB4
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
							5	SAP Tim	ner Cour	nt						
RESET																

This read-only register holds the value of the SAP timer.

BBP	RMR			BBP	Rec	eive	Cour	nter I	Modu	ılus F	Regis	ter			X:\$I	FFA4
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
						В	BP Rec	eive Co	unter Lo	oad Valu	ie					
RESET	. 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register contains the value that is loaded in the BBP receive frame counter register when the counter is enabled and when the counter rolls over.

SAP	SAPMR SAP Timer Modulus Register												X:\$FFB5			
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
							SAF	² Timer	Load V	alue						
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register contains the value that is loaded in the SAPCNT register when the timer is enabled and when the timer rolls over.

BBP.	TMR			BBP	Trar	nsmit	Cou	nter	Modu	ılus F	Regis	ter			X:\$I	FFA5
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
						ВІ	3P Tran	smit Co	ounter L	oad Valu	ıe					
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register contains the value that is loaded in the BBP transmit frame counter register when the counter is enabled and when the counter rolls over.




Table 14-8. SAP/BBP CRA Description

Name	Description	Settings							
PSR Bit 15	Bit Clock Prescaler —Setting this bit bypasses the divide-by-eight prescaler to the bit rate generator.	0 = Prescale applied (default). 1 = No prescale.							
	Note: The combination of PSR = 1 and PM[7:0] = \$00 is reserved and may cause synchronization problems if used.								
WL[1:0] Bits 14–13	Word Length—These bits select the word length for transmitted and received data.	00 = 8 bits per word (default). 01 = 12 bits per word. 10 = 16 bits per word. 11 = Reserved.							
DC[4:0] Bits 12–8	Frame Rate Divider Control—These bits in conjunction with the MOD bit in the SAPCRC or BBPCRC configure the transmit and receive frames. Refer to Table 14-4 on page 14-7. In network mode, value of this field plus one equals the number of slots per frame. In normal mode, the value of this field is the number of dummy "time slots", effectively determining the word transfer rate.								
PM[7:0] Bits 7–0	Prescale Modulus—These bits along with the PSR bit determine the bit clock frequency. Refer to Section 14.2.2 on page 14-4.								
	Note: The combination of PSR = 1 and PM[7:0] synchronization problems if used.	= \$00 is reserved and may cause							



SAP and BBP Control Registers

SAP	CRB	SAP Control Register B											X:\$F	FB7		
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
	REIE	TEIE	RLIE	TLIE	RIE	TIE	RE	TE						TCE	OF1	OF0
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BBP	CRB				Е	BBP (Conti	rol R	egiste	er B					X:\$F	FA7
BBP	CRB Bit 15	14	13	12	11	BBP (Conti	rol R	egiste	er B	5	4	3	2	X:\$F	FA7 Bit 0
BBP		14 TEIE	13 RLIE	12 TLIE					egiste 7 RCIE		5 RCE	4 TCE	3		X:\$F 1 OF1	

Note: In addition to setting the interrupt enable bits in the SAPCRB or BBPCRB, the SAPPL or BBPPL field respectively in the IPRP must be written with a non-zero value to generate the respective interrupts (see page 7-16).

Table 14-9. SAP/BBP CRB Description

Name	Description	Settings
REIE Bit 15	Receive Error Interrupt Enable—Setting this bit enables an interrupt when a receive overflow error occurs.	0 = Interrupt disabled (default). 1 = Interrupt enabled.
TEIE Bit 14	Transmit Error Interrupt Enable—Setting this bit enables an interrupt when a transmit underflow error occurs.	0 = Interrupt disabled (default). 1 = Interrupt enabled.
RLIE Bit 13	Receive Last Slot Interrupt Enable—In network mode, setting this bit enables an interrupt at the end of the last receive time slot in a frame. RLIE has no effect in other modes.	0 = Interrupt disabled (default).1 = Interrupt enabled.
TLIE Bit 12	Transmit Last Slot Interrupt Enable—In network mode, setting this bit enables an interrupt at the beginning of the last transmit time slot in a frame. TLIE has no effect in other modes.	0 = Interrupt disabled (default). 1 = Interrupt enabled.
RIE Bit 11	Receive Interrupt Enable—Setting this bit enables an interrupt when the receive register receives the last bit of a word and transfers the contents to the Receive Register.	0 = Interrupt disabled (default). 1 = Interrupt enabled.
TIE Bit 10	Transmit Interrupt Enable—Setting this bit enables an interrupt when the contents of the Transmit Register are transferred to the transmit shift register.	0 = Interrupt disabled (default). 1 = Interrupt enabled.
RE Bit 9	Receive Enable—Enables the SAP or BBP receiver by allowing data transfer from the receive shift register to the Receive Register.	0 = Receiver disabled (default). 1 = Receiver enabled.

Table 14-9. SAP/BBP CRB Description

		<u> </u>					
Name	Description	Settings					
TE Bit 8	Transmit Enable—Enables the SAP or BBP transmitter by allowing data transfer from the Transmit Register to the transmit shift register. Note: The TE bit does not affect the generation of frame sync or output flags.	0 = Transmitter disabled (default).1 = Transmitter enabled.					
RCIE (BBP). Bit 7	BBP Receive Counter Interrupt Enable— Setting this bit enables an interrupt when the BBP receive counter rolls over.	0 = Interrupt disabled (default). 1 = Interrupt enabled.					
TCIE (BBP). Bit 6	BBP Transmit Counter Interrupt Enable— Setting this bit enables an interrupt when the BBP transmit counter rolls over.	0 = Interrupt disabled (default).1 = Interrupt enabled.					
RCE (BBP). Bit 5	BBP Receive Counter Enable—Enables the BBP receive frame sync counter.	0 = Counter disabled (default). 1 = Counter enabled.					
TCE (BBP). Bit 4	BBP Transmit Counter Enable—Enables the BBP transmit frame sync counter.	0 = Counter disabled (default). 1 = Counter enabled.					
TCE (SAP). Bit 2	SAP Timer Count Enable —Enables the SAP general-purpose timer.	0 = Timer disabled (default). 1 = Timer enabled.					
OF1 Bit 1	Output Flag 1—In synchronous mode (SYN bit in serial output flag 1 on the SC1x pin if it is configure BBPCRC is set).						
OF0 Bit 0	Output Flag 0—In synchronous mode (SYN bit in serial output flag 0 on the SC0x pin if it is configure BBPCRC is set).						

Freescale Semiconductor, Inc.

SAP and BBP Control Registers


SAP(rol Re				X:\$F X:\$F				
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
	FSP	FSR	FSL	[1:0]				BRM*	SHFD	CKP	SCKD	SCD2	SCD1	SCD0	MOD	SYN
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 14-10. SAP/BBP CRC Description

Name	Description	Settings					
FSP Bit 15	Frame Sync Polarity—Determines if frame sync is active-high or active-low.	0 = Active-high (default). 1 = Active-low.					
FSR Bit 14	Frame Sync Relative Timing—Determines if frame sync is asserted at the last bit or the previous frame or the first bit of the current frame. This bit is effective for word-length frame sync only.	0 = First bit of current frame (default).1 = Last bit of previous frame.					
FSL[1:0] Bits 13–12	Frame Sync Length—These bits determine the duration (word-length or bit-length) for both transmit and receive frame sync.	00 = TFS and RFS are word-length (default). 01 = TFS is bit-length; RFS is word-length. 10 = TFS and RFS are bit-length. 11 = TFS is word-length; RFS is bit-length.					
BRM* (SAP Only) Bit 8	Bit Rate Multiplier (SAP only)—Selects either DSP_CLK or BRM_CLK as the input to the bit clock prescaler.	0 = DSP_CLK (default). 1 = BRM_CLK.					
	In the BBPCRC, bit 8 is reserved and should remain cleared.						
SHFD Bit 7	Shift Direction—Determines if data is sent and received MSB first or LSB first.	0 = MSB first (default). 1 = LSB first.					
CKP Bit 6	Clock Polarity—Determines the bit clock edge on which frame sync is asserted and data is shifted.	0 = Transmit—bit clock rising edge Receive—bit clock falling edge (default). 1 = Transmit—bit clock falling edge Receive—bit clock rising edge.					
SCKD Bit 5	Serial Clock Pin Direction—Determines if the SCKx pin is an output or an input.	0 = Input (default). 1 = Output.					
SCD2 Bit 4	Serial Control Pin 2 Direction—Determines if the SC2x pin is an output or an input.	0 = Input (default). 1 = Output.					
SCD1 Bit 3	Serial Control Pin 1 Direction—Determines if the SC1x pin is an output or an input.	0 = Input (default). 1 = Output.					
SCD0 Bit 2	Serial Control Pin 0 Direction—Determines if the SC0x pin is an output or an input.	0 = Input (default). 1 = Output.					
MOD Bit 1	Normal/Network Mode Select	0 = Normal mode (default). 1 = Network mode.					
SYN Bit 0	Synchronous/Asynchronous Select	0 = Asynchronous mode (default). 1 = Synchronous mode .					









The SAPSR and BBPSR are 8-bit, read-only registers.

Table 14-11. SAP/BBP Status Register Description


Name	Description	Settings					
RDF Bit 7	Receive Data Register Full—Set when the contents of the receive shift register are transferred to the Receive Register. Cleared by reading the Receive Register.	0 = No new data received (default). 1 = New data in Receive Register.					
TDE Bit 6	Transmit Data Register Empty—Set when the contents of the Transmit Register are transferred to the transmit shift register. Cleared by a write to the Receive Register or the Time Slot Register.	 0 = Last transmit word has not yet been copied to transmit shift register. 1 = Last transmit word has been copied to transmit shift register (default). 					
ROE Bit 5	Receiver Overrun Error—Set when the last bit of a word is shifted into the receive shift register and RDF is set, meaning that the previous received word has not been read. Cleared by reading the Status Register, then the Receive Register.	0 = No receive error (default).1 = Receiver overrun error has occurred.					
TUE Bit 4	Transmitter Underrun Error—Set when the transmit shift register is empty and a time slot occurs, meaning that the Transmit Register has not been written since the last transmission. Cleared by reading the Status Register, then writing the Transmit Register or the Time Slot Register.	0 = No transmit error (default). 1 = Transmitter underrun error has occurred.					
RFS Bit 3	Receive Frame Sync—This bit reflects the status of generated internally or received externally. In norm RFS is set only during the first time slot of the received word reception, regardless of the state of the FSL to	al mode, RFS is always set. In network mode, re frame, and remains set for the duration of the					
TFS Bit 2	Transmit Frame Sync—This bit reflects the status generated internally or received externally. In norm TFS is set only during the first time slot of the trans the word transmission, regardless of the state of the	al mode, TFS is always set. In network mode, mit frame, and remains set for the duration of					
IF1 Bit 1	Input Flag 1—In synchronous mode, this bit reflect the SC1x pin.	ts the state of Input Flag 1, which is driven on					
IF0 Bit 0	Input Flag 0—In synchronous mode, this bit reflect the SC0x pin.	ts the state of Input Flag 0, which is driven on					



This read-only register accepts data from the receive shift register after the last bit of a receive word is shifted in. If the word length is less than 16 bits, the data is shifted into the most significant bits.




This dummy write-only register is written to avoid a transmit underrun error for a time slot for which no data is to be transmitted.



This write-only register loads its data into the transmit shift register. If the word length is less than 16 bits, writes to this register should occupy the most significant bits.

14.9.2 GPIO Registers



reescale Semiconductor, Inc.

Freescale Semiconductor, Inc.

SAP and BBP Control Registers




Table 14-12. SAP/BBP PDR Description

Name	Description Settings								
SAPPD[5:0] BBPPD[5:0] Bits 5–0	Port Data—Each of these bits contains data for the A write to one of these registers is stored in an inte configured as an output. Reads of these registers relatched data driven on outputs	rnal latch, and driven on any port pin							




Table 14-13. SAP/BBP DDR Description

Name	Description	Settings
SAPDD[5:0] BBPDD[5:0] Bits 5–0	Data Direction —Each of these bits determines the data direction of the associated pin if it is configured as GPIO.	0 = Input (default). 1 = Output.




Table 14-14. SAP/BBP PCR Description

Name	Description	Settings
PEN Bit 7	Port Enable—Setting this bit enables all SAP or BBP pins to function as defined by all other register settings. When PEN is cleared, all port pins are tri-stated.	0 = All pins tri-stated. 1 = All pins function as configured.
SAPPC[5:0] BBPPC[5:0] Bits 5-0	Pin Configuration—Each bit determines whether its associated pin functions as a peripheral (SAP or BBP) or GPIO.	0 = GPIO (default). 1 = SAP or BBP.



Freescale Semiconductor, Inc.

SAP and BBP Control Registers



Chapter 15 DSP Peripheral DMA Controller

The DSP Peripheral DMA Controller (DPD) enables direct data transfers between internal memory and DSP peripherals without program intervention. Dedicated DMA address and data buses and memory space provide a high degree of isolation from core operation. The single DMA channel can communicate with any of four DSP peripheral channels—the SAP or BBP transmitter or receiver. Figure 15-1 is a block diagram of the DPD.

15.1 DPD Architecture

The DPD uses the following user-accessible control registers and counters:

- DPDCR—The DPD Control Register enables and triggers DPD operation, selects the peripheral and the register within that peripheral to which the DPD is connected, enables interrupts, and enables automatic operation.
- DBAR—The DPD Base Address Register determines the starting location of the DPD data buffer in Y data memory.
- DAPTR—The DPD Address Pointer generates the memory address of the next DPD access.
- DWCR—The DPD Word Count Register is used to trigger an interrupt after a specifed number of words has been transferred.
- DBSR—The Data Buffer Size Register specifies the number of words allocated to the DPD data buffer. If the Word Count interrupt is disabled, the entire buffer is transferred.
- DTOR—The DPD Timeout Register establishes an amount of time in which a transfer must take place before a timeout interrupt is generated.

The following DPD registers are not user-accessible:

• DBCNT—The DPD Buffer Counter is used to generate an interrupt when all data in a DPD access has been transferred.




Figure 15-1. DPD Block Diagram



- DTOCNT—The DPD Timeout Counter counts down from the DTOR value at half the DSP_CLK frequency, and generates a timeout interrupt when it rolls over.
- DDB—The DPD Data Buffer holds the word being transferred.

15.2 **DPD Operation**

In a DSP56654 DPD transfer, a predetermined number of data words is either read from Y memory to a DSP peripheral channel or written from a channel to Y memory. An interrupt can be generated when a specific number of words has been transferred or when all the words have been transferred. Each word must be transferred within a specified time after a DMA transfer is requested or a non-maskable timeout interrupt is generated.

This section describes DPD setup, initiating a DPD transfer, details of the DPD transfer process, and DPD operation in low power modes.

15.2.1 DPD Setup

Software should perform the following tasks before initiating a DPD transfer:

1. Select the peripheral channel and register by writing to the PRQ and PRA fields respectively in the DPDCR, as shown in Table 15-1.

Channel	PRQ[2:0]	PRA[6:0]
BBP Rx	001	\$2A (BBP Receive Register)
BBP Tx	001	\$2C (BBP Transmit Register)
SAP Rx	010	\$3A (SAP Receive Register)
SAP Tx	011	\$3C (SAP Transmit Register)

Table 15-1. DPD Channel Selection

- 2. Determine the location in memory of the DPD data buffer:
 - a. Write the base address of the buffer to the DBAR
 - b. Write the size (number of words) of the data transfer to the DBSR

Note: Software is responsible for ensuring that the entire buffer is within the range allocated to the DPD in Y memory (\$2C00–33FF).

3. Allocate the amount of time in which each word must be transferred after a DMA transfer is requested before a timeout interrupt occurs by writing to the DTOR. This time is equal to $[(2 \times DTOR) + 1]$ DSP_CLK ticks.



- 4. To enable subsequent transfers without explicit software initiation, set the DAUTO bit in the DPDCR.
- 5. Enable the desired interrupts:
 - a. To generate an interrupt when all data words in a transaction have been transferred, set the TCIE bit in the DPDCR.
 - b. To generate an interrupt after a specific number of words have been transferred, set the WCIE bit in the DPDCR and write to the DWCR.

Note: If either DPD interrupt is enabled, the corresponding interrupts in the SAP or BBP should be enabled/disabled as follows:

- The transmit or receive interrupt must be disabled.
- The error interrupts should be enabled (recommended).
- The last slot and frame count interrupts can be enabled, although their functions are likely to be served by the DPD interrupt(s).

15.2.2 Initiating a DPD Transfer

Once the tasks in the previous section have been performed, DPD transfers can be enabled by doing the following steps:

- 1. Set the DPE bit in the DPDCR to enable the DPD.
- 2. Enable the appropriate peripheral channel by setting the TE or RE bit in BBPCRB or SAPCRB.
- 3. Enable DPD transfers by setting the TE bit in the DPDCR. Setting this bit initiates the following activity:
 - The value in DBSR is loaded into DBCNT.
 - The value in DBAR is loaded into DAPTR.

At this point, the system is ready to perform a DPD transfer. The transfer is triggered when the peripheral is ready to send or receive data as indicated in Table 15-2.

Table 15-2. DPD Transfer Triggers

Channel	Condition	Indication
BBP Rx	Complete word received	RDF (bit 7) in BBPSR is set.
BBP Tx	Last complete word transmitted	TDE (bit 6) in BBPSR is set.
SAP Rx	Complete word received	RDF (bit 7) in SAPSR is set.
SAP Tx	Last complete word transmitted	TDE (bit 6) in SAPSR is set.



15.2.3 The DPD Transfer Process

Once a DPD transfer is started, data is read or written until the number of words in the DBSR has been transferred. Each time a word is transferred, the DAPTR is incremented to point to the next location in memory, and the DBCNT is decremented. When the value in DBCNT equals the value in DWCR, a word count interrupt is generated if the WCIE bit in the DPDCR is set. When DBCNT rolls over, the transfer terminates, and a terminal count interrupt is generated if the TCIE bit in the DPDCR is set. DBCNT rolls over to the value in the DBSR.

When the transfer terminates, the TE bit in DPDCR is cleared, disabling further transfers, unless the DAUTO bit in the DPDCR has been set. In this case, the TE bit remains set, DAPTR rolls over to the value in DBAR, and the DPD waits for the next peripheral request to initiate another transfer.

If softare clears the TE bit during a DPD transfer, the transfer is stopped after the DPD completes transfer of the current word, regardless of the state of the DAUTO bit.

15.2.3.1 Peripheral-to-Memory Transfer

A peripheral-to-memory transfer proceeds as follows:

- 1. The RDF bit in the BBPSR or SAPSR is set, and a transfer is triggered.
- 2. The DTOCN is loaded with the value in DTOR and starts counting down, clocked by DSP_CLK.
- 3. The DTOCN is gated off when the peripheral register contents are transferred to the DDB. If there is no outstanding previous request, the transfer occurs immediately; otherwise the current transfer is stalled until the previous request is serviced. If DTOCN rolls over before the previous request is serviced, a non-maskable interrupt is issued.
- 4. Once the DDB receives the peripheral register contents, the DPD initiates a memory write to the address in DAPTR.
- 5. DDB contents are written to memory. If the DSP core is accessing the same 1/4K memory block, the core has priority, and the DPD will continue to retry the access until the core access is completed and there is no contention.
- 6. Once memory is written, the DAPTR is incremented and the DBCNT is decremented.



DPD Operation

15.2.3.2 Memory-to-Peripheral Transfer

A memory-to-peripheral transfer proceeds as follows:

- 1. The TDE bit in the BBPSR or SAPSR is set, and a transfer is triggered.
- 2. The DTOCN is loaded with the value in DTOR and starts counting down, clocked by DSP_CLK.
- 3. The DPD initiates a memory access. If the DSP core is accessing the same 1/4K memory block, the core has priority, and the DPD will continue to retry the access until the core access is completed and there is no contention.
- 4. The data in memory is transferred to the DDB. The DAPTR is incremented and the DBCNT is decremented.
- 5. The DDB contents are transferred to the peripheral register, gating off the DTOCN. If DTOCN rolls over before this event occurs, a non-maskable interrupt is issued.


15.2.4 DPD Operation in Low Power Modes

In STOP mode, all DPD activity is frozen, aborting any DPD transfer in progress. The TE bit is cleared when the DSP wakes up from STOP mode.

The DPD continues to run normally in WAIT mode.



15.3 DPD Registers




The DTOR contains the value loaded into the DTOCNT register at the start of each word transfer. The transfer must occur within $[(2 \times DTOR) + 1]$ DSP_CLK ticks after a DMA transfer is requested or a non-maskable interrupt is generated.

DBS	R		DPD Buffer Size Register											DPD Buffer Size Register X:\$F							
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0					
								DBSF	R[15:0]												
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					


The DBSR contains the number of words to be read or written in a DPD transfer.

DWC	'CR				DPD Word Count Register											FDC
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
								DWC	R[15:0]							
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The DWCR determines when a word count interrupt is generated if the WCIE bit in the DPDCR is set. The interrupt occurs after (DBSR - DWCR + 1) words have been sent.



The DAPTR is a read-only register containing the memory address of the current word being transferred. It is loaded with the value in DBAR when the TE bit in the DPDCR is set and at terminal count when the automatic mode is enabled. It is incremented after every word is transferred.



The DBAR contains the memory address of the first word in the DPD buffer.

Freescale Semiconductor, Inc.

DPD Registers

DPD Control Register X:\$FFDF **DPDCR** Bit 15 10 8 Bit 0 14 13 12 11 5 3 DPE WCIE TCIE DAUTO ΤE PRQ[2:0] PRA[6:0] RESET 0

Table 15-3. DPDCR Description

Table 15-3. DPDCR Description										
Name	Description	Settings								
DPE Bit 15	DPD Enable—Setting this bit enables DPD operation.	0 = DPD disabled (default). 1 = DPD enabled.								
TE Bit 14	Transfer Enable—Setting the TE bit enables the start of a DPD transfer. At terminal count, TE is cleared unless automatic mode is enabled.	Transfer disabled (default). In non-automatic mode, indicates previous block has been transferred. Transfer enabled.								
WCIE Bit 13	Word Count Interrupt Enable—Enables an interrupt when DBCR = DWCR.	0 = Interrupt disabled (default). 1 = Interrupt enabled.								
TCIE Bit 12	Terminal Count Interrupt Enable—Enables an interrupt when DBCR rolls over.	0 = Interrupt disabled (default). 1 = Interrupt enabled.								
DAUTO Bit 11	DPD Automatic Mode —Setting this bit enables continuous DMA block transfers.	0 = Automatic mode disabled (default). 1 = Automatic mode enabled.								
PRQ[2:0] Bits 9-7	Peripheral Request Selection—These bits determine which peripheral request triggers a DPD	PRQ [2:0] Peripheral								
	transfer.	000 BBP Receive								
		001 BBP Transmit								
		010 SAP Receive								
		011 SAP Transmit								
		1xx Reserved								
PRA[6:0] Bits 6–0	Peripheral Register Address—These bits specify the address of the peripheral register to which the DPD channel connects.	\$2A—BBP Receive Register. \$2C—BBP Transmit Register. \$3A—SAP Receive Register. \$3C—SAP Transmit Register.								



Chapter 16 Viterbi Accelerator

The Viterbi Accelerator (VIAC) is a peripheral module designed to accelerate the performance of the Viterbi butterfly algorithm in GSM-based cellular telephones. The algorithm is employed in the following two signal decoding functions:

- 1. Channel equalization, using Maximum Likelihood Sequential Estimation (MLSE).
- 2. Convolutional decoding.

The VIAC calculates a path metric corresponding to each state in a trellis, selects the optimum transition, and updates the path history. Branch metric calculations and traceback are executed by DSP software.

Figure 16-1 is a conceptual diagram of VIAC operation.




Figure 16-1. VIAC Block Diagram

The VIAC is pipelined so that I/O operates in parallel with the Viterbi calculations to maximize throughput.

The VIAC can operate either in lockstep with the DSP or independently. In lockstep mode, the DSP must write VIAC input parameters and read VIAC output every trellis loop. In independent mode, the DSP writes input parameters to a dedicated block of dual-

Freescale Semiconductor, Inc.

The Viterbi Butterfly Implementation

ported RAM (DPRAM). The VIAC uses internal DMA channels to get input from the DPRAM and store output to the DPRAM without interfering with DSP operation.

Key features of the VIAC include the following:

- Equalization features:
 - MLSE
 - Ungerboeck metrics
- Convolutional decoding features:
 - Up to three polynomials
 - Manhattan metrics
 - 64×16 Window Error Detection (WED) RAM as required by GSM for 1/2 code rate systems.
- Constraint length of 5 or 7 (16 or 64 trellis states).
- Code rates of 1/2, 1/3 or 1/6.
- 8 × 16 branch metric RAM.
- 64×22 path metric RAM.
- Operates either in lockstep mode or independently of DSP.
- Independent mode offers these additional features:
 - Input and output DMA channels.
 - DMA access to 2 kbytes of DPRAM in Y memory.
 - 4- and 8-bit data packing.

16.1 The Viterbi Butterfly Implementation

The VIAC uses the Viterbi butterfly algorithm in both channel equalization and convolutional decoding. In each case, the bit stream is evaluated least significant bit first, i.e., the bits enter the trellis state from right to left. As an example, consider the 16-state trellis based on a constraint length of 5. Let w, x, y, z denote binary digits so that 'wxyz' represents any state in the trellis. The Viterbi butterfly is then defined as the set of four possible transitions from the present two states of '0xyz' and '1xyz' to the next two states of 'xyz0' and 'xyz1' as shown in Figure 16-2. A branch metric (BM) value is generated for each of the four transitions.

In convolutional decoding, the branch metric value for each transition is generally a weighted value of the received data symbols with reference to the expected convolutionally-encoded bits for that particular state.




Figure 16-2. Viterbi Butterfly Structure

In equalization, the branch metric values are a function of the matched filter (MF) output and the L-Metric Viterbi Parameters (VP). The VP values are derived from the channel sounding. Channel impulse response coefficients, or S-parameters, are extracted via a cross correlation process and used as the inter-symbol interference (ISI) FIR coefficients. The VP value for a particular state 'wxyz' is usually calculated from the S-parameters as follows:

$$VP(w,x,y,z) = (-1)^w \times S_4 + (-1)^x \times S_3 + (-1)^y \times S_2 + (-1)^z \times S_1$$

VP values are calculated by DSP software. Because of the symmetry of the VP values [VP(w,x,y,z) = -VP(w,x,y,z)], only half of the L-metric table needs to be stored in the path metric RAM.

More information on the Viterbi algorithm can be found in the following documents:

- Adaptive Maximum Likelihood Receiver for Carrier Modulated Data Transmission Systems, Gottfried Ungerboeck, IEEE Transaction. on Communication. May 1974.
- *The Viterbi Algorithm*, G. David Forney, JR, Proc. IEEE, vol. 61 pp. 268-278, March 1973.
- Soft Decision Information from an MLSE Equalizer via ISI Cancellation, David Borth and Phil Raskey. (Motorola Internal Documentation)
- Implementing Viterbi Decoders Using the VSL Instruction on DSP Families DSP56300 and DSP56600, Dana Taipale, Motorola Application Note APR40/D.



16.2 VIAC Architecture

The basic components of the VIAC are shown in the block diagram in Figure 16-3. The DMA block, including separate input and output DMA channels, enables the VIAC and the DSP to operate independently. The VIAC Input Data Register (VIDR) is used in equalization to provide the matched filter output to the VIAC. The branch metric RAM stores the Ungerboeck metrics in equalization and provides the VIAC with the Manhattan metrics in convolutional decoding. The path metric RAM stores the calculated probability for each path. The window error detection (WED) Update unit calculates the minimum decision difference in a window for each trellis path and stores the data in the WED RAM. The add-compare-select (ACS) unit executes the Viterbi butterfly algorithm. The DSP reads the VIAC output from the VIAC Output Data Register (VODR), which stores and optionally packs the butterfly decision bits.




Figure 16-3. The Viterbi Accelerator Block Diagram

The following sections further describe the ACS and WED functions, path metric RAM, and DMA.

16.2.1 ACS

The VIAC includes dedicated hardware to perform the Viterbi butterfly Add Compare Select function. Figure 20-4 shows a block diagram of the ACS.




Figure 16-4. ACS—Add Compare Select Function

16.2.2 WED

The Window Error Detection hardware calculates the minimum decision difference in a window for each trellis path, as illustrated in Figure 20-5.




Figure 16-5. WED—Window Error Detection Function



16.2.3 Path Metric RAM

The ACS updates the path metric RAM (PMRAM) with each butterfly calculation. Each entry in PMRAM is 22 bits wide. The DSP accesses data in PMRAM through two registers, Viterbi Path Metric Access Registers A and B (VPMARA and VPMARB). The 16 MSBs of a PMRAM entry are stored in VMPARA and the six LSBs are stored in the upper six bits of VPMARB, as illustrated in Figure 16-6.




Figure 16-6. VPMAR FIFO

The following rules govern access to PMRAM:

- 1. The DSP can only access PMRAM when the VIAC is in the WAIT operational state. (Operational states are described in Section 16.4.1 on page 16-24.)
- 2. All 16 or 64 PMRAM entries must be read or written in succession, using VPMARA followed by VPMARB for each entry. Each time VPMARB is accessed, both VPMARA and VPMARB are either written to or loaded from PMRAM, and an internal pointer to the PMRAM is increased. The pointer is initialized at reset and by issuing the START command.
- 3. All accesses must be of the same type, i.e., all reads or all writes.
- 4. Before writing to PMRAM, the PMI bit in the VIAC Mode Register (VMR) must be set.
- 5. No two values written to PMRAM can differ by more than 6×2^{17} .

16-7



16.2.4 Branch Metric RAM

Branch metric RAM (BMRAM) supplies Ungerboeck metrics during equalization, and provides Manhattan metric input to the ACS during convolutional decoding. The DSP writes to BMRAM through the Viterbi Branch Metric Register (VBMR).

In decoding, the DSP calculates the Manhanttan metric terms and writes them to BMRAM. The BMRAM fucntions effectively as a variable-length FIFO, providing two values per cycle when the code rate is 1/2 and four values when the code rate is 1/3 or 1/6. When the code rate is 1/2, the BMRAM is a 2-deep FIFO and requires two successive VBMR writes to fill it. When the code rate is 1/3 or 1/6, four successive writes to VBMR fill the 4-term BMRAM FIFO.

Note: Although the DSP calculations for the Manhattan metrics are different for code

rate =1/3 1/6, the VIAC process for each code rate is the same.

16.2.5 DMA

In independent mode, the VIAC utilizes separate input and output DMA channels that share access to 2 kbytes of DPRAM with the DSP. The input channel provides the VIAC with input parameters from the DPRAM. The output channel store VIAC output in the DPRAM.

Each DMA channel contains a base address register that points to the starting address of its DMA buffer in DPRAM, and a current address register that points to the current entry being accessed in DPRAM. Each channel accesses its buffer sequentially.

The following sections describe how data is organized in the DMA in equalization and decode modes.

16.2.5.1 DMA Organization in Equalization

In equalization mode the input channel reads the matched filter outputs from the DMA input buffer in DPRAM and stores the results in the DMA output buffer in DPRAM, as illustrated in Figure 16-7.




Figure 16-7. DMA Buffers in Equalization



16.2.5.2 DMA Organization in Convolutional Decoding

In convolutional decoding in independent mode, 4-bit or 8-bit data can be sequentially packed in the DPRAM so that each 16-bit entry contains four data nibbles or two data bytes, each datum representing a term of the Manhattan metric. The DMA input channel unpacks the data it reads so that each nibble or byte is presented to the ACS as a separate, sign-extended 16-bit halfword. The DMA output channel packs the output data so that four 4-bit results or two 8-bit results are stored in each DPRAM entry.

The DMA organization in convolutional decoding varies with the code rate, constraint length, and bit packing option. Figure 16-8 through Figure 16-16 illustrate DMA the various possible DMA configurations.




Figure 16-8. DMA Organization: CR = 1/2, CL = 5, No Packing

DMA Input Buffer, 8-Bit Packing 15 0 DMA Input Channel SD1 + SD2 for Stage 0 SD1 - SD2 for Stage 0 Base Address SD1 + SD2 for Stage 1 SD1 - SD2 for Stage 1 SD1 + SD2 for Stage 2 SD1 - SD2 for Stage 2 **DMA Input Channel** SD1 - SD2 for Stage k-1 SD1 + SD2 for Stage k-1 **Current Address** SD1 + SD2 for Stage k SD1 - SD2 for Stage k SD1 + SD2 for Stage k+1 SD1 - SD2 for Stage k+1

DMA Output Buffer






Figure 16-9. DMA Organization: CR = 1/2, CL = 5, 8-Bit Packing



DMA Output Channel Base Address 16 Decision Bits for Stage 0 16 Decision Bits for Stage 1 16 Decision Bits for Stage 2 16 Decision Bits for Stage 3 DMA Output Channel Current Address 16 Decision Bits for Stage m-1 Current Address 16 Decision Bits for Stage m-1 16 Decision Bits for Stage m 16 Decision Bits for Stage m+1 16 Decision Bits for Stage m+2

Figure 16-10. DMA Organization: CR = 1/2, CL = 5, 4-Bit Packing



DMA Output Buffer DMA Output Channel 1st 16 Decision Bits for Stage 0 Base Address 2nd 16 Decision Bits for Stage 0 3rd 16 Decision Bits for Stage 0 4th 16 Decision Bits for Stage 0 1st 16 Decision Bits for Stage 1 2nd 16 Decision Bits for Stage 1 3rd 16 Decision Bits for Stage 1 4th 16 Decision Bits for Stage 1 1st 16 Decision Bits for Stage m-1 2nd 16 Decision Bits for Stage m-1 3rd 16 Decision Bits for Stage m-1 4th 16 Decision Bits for Stage m-1 DMA Output Channel 1st 16 Decision Bits for Stage m Current Address 2nd 16 Decision Bits for Stage m 3rd 16 Decision Bits for Stage m 4th 16 Decision Bits for Stage m 1st 16 Decision Bits for Stage m+1 2nd 16 Decision Bits for Stage m+1 3rd 16 Decision Bits for Stage m+1 4th 16 Decision Bits for Stage m+1

Figure 16-11. DMA Organization: CR = 1/2, CL = 7, No Packing




DMA Input Buffer, 8-Bit Packing 15 0 DMA Input Channel SD1 - SD2 for Stage 0 SD1 + SD2 for Stage 0 Base Address SD1 + SD2 for Stage 1 SD1 - SD2 for Stage 1 SD1 + SD2 for Stage 2 SD1 - SD2 for Stage 2 **DMA Input Channel** SD1 + SD2 for Stage k-1 SD1 - SD2 for Stage k-1 **Current Address** SD1 + SD2 for Stage k SD1 - SD2 for Stage k SD1 + SD2 for Stage k+1 SD1 - SD2 for Stage k+1

DMA Output Buffer 1st 16 Decision Bits for Stage 0 DMA Output Channel-Base Address 2nd 16 Decision Bits for Stage 0 3rd 16 Decision Bits for Stage 0 4th 16 Decision Bits for Stage 0 1st 16 Decision Bits for Stage 1 2nd 16 Decision Bits for Stage 1 3rd 16 Decision Bits for Stage 1 4th 16 Decision Bits for Stage 1 1st 16 Decision Bits for Stage m-1 2nd 16 Decision Bits for Stage m-1 3rd 16 Decision Bits for Stage m-1 4th 16 Decision Bits for Stage m-1 DMA Output Channel-1st 16 Decision Bits for Stage m Current Address 2nd 16 Decision Bits for Stage m 3rd 16 Decision Bits for Stage m 4th 16 Decision Bits for Stage m 1st 16 Decision Bits for Stage m+1 2nd 16 Decision Bits for Stage m+1 3rd 16 Decision Bits for Stage m+1 4th 16 Decision Bits for Stage m+1

Figure 16-12. DMA Organization: CR = 1/2, CL = 7, 8-Bit Packing

DMA Output Channel

Current Address



2nd 16 Decision Bits for Stage m-1 3rd 16 Decision Bits for Stage m-1 4th 16 Decision Bits for Stage m-1

1st 16 Decision Bits for Stage m

2nd 16 Decision Bits for Stage m

3rd 16 Decision Bits for Stage m

4th 16 Decision Bits for Stage m

1st 16 Decision Bits for Stage m+1

2nd 16 Decision Bits for Stage m+1

3rd 16 Decision Bits for Stage m+1

4th 16 Decision Bits for Stage m+1

Figure 16-13. DMA Organization: CR = 1/2, CL = 7, 4-Bit Packing




Figure 16-14. DMA Organization: CR = 1/3 or 1/6, CL = 7, No Packing

DMA Input Buffer, No Packing DMA Input Channel-Term A for Stage 0 Term B for Stage 0 Base Address Term C for Stage 0 Term D for Stage 0 Term A for Stage 1 Term B for Stage 1 Term C for Stage 1 Term D for Stage 1 Term A for Stage m-1 Term B for Stage m-1 Term C for Stage m-1 Term D for Stage m-1 DMA Input Channel Term A for Stage m Term B for Stage m Current Address Term C for Stage ${\bf m}$ Term D for Stage m Term A for Stage m+1 Term B for Stage m+1 Term C for Stage m+1 Term D for Stage m+1

		CR = 1/3	CR = 1/6		
	Term A	SD1 + SD2 + SD3	SD1 + SD2 + SD3 + SD4 + SD5 + SD6		
	Term B	SD1 + SD2 – SD3	SD1 – SD2 + SD3 + SD4 – SD5 + SD6		
	Term C	SD1 – SD2 + SD3	SD1 + SD2 – SD3 + SD4 + SD5 – SD6		
	Term D	SD1 – SD2 – SD3	SD1 – SD2 – SD3 + SD4 – SD5 – SD6		

DMA Output Buffer





Figure 16-15. DMA Organization: CR = 1/3 or 1/6, CL = 7, 8-Bit Packing



	CR = 1/3	CR = 1/6
Term A	SD1 + SD2 + SD3	SD1 + SD2 + SD3 + SD4 + SD5 + SD6
Term B	SD1 + SD2 – SD3	SD1 – SD2 + SD3 + SD4 – SD5 + SD6
Term C	SD1 – SD2 + SD3	SD1 + SD2 - SD3 + SD4 + SD5 - SD6
Term D	SD1 – SD2 – SD3	SD1 – SD2 – SD3 + SD4 – SD5 – SD6

DMA Output Buffer




Figure 16-16. DMA Organization: CR = 1/3 or 1/6, CL = 7, 4-Bit Packing



16.3 VIAC Pipeline

The VIAC's input and output are double-buffered to provide full pipelining for Viterbi calculations. It is thus possible to process one set of parameters while the next parameters are input and the result of the previous calculation is written to DPRAM (independent mode) or read by the DSP (lockstep mode). This section discusses the throughput of the VIAC as a result of pipelining, and illustrates pipeline operation in lockstep and independent modes.

16.3.1 VIAC Throughput

Pipelining enables the VIAC to generate decision bits at a rate of one bit per DSP clock. Adding the time required for input and output, the total latency for processing a bit stream is

$$T_{latency} = T_{IO} + (N_{stages} \times M_{states})$$

where

 $T_{IO} = \text{input/output latency:}$

- 2 clocks for channel equalization
 - -3 clocks for convolutional decoding, code rate = 1/2
 - $4 + (M_{states} \div 16)$ clocks for convolutional decoding, code rate = 1/3 or 1/6

 N_{stages} = the number of stages, or bits in the bit stream

 M_{states} = the number of trellis states:

- 16 for code length = 5
- -64 for code length = 7.

16.3.2 Pipeline Content and Timing

Data flow through the VIAC pipeline varies with the type of operation performed. In equalization, the input parameter for each trellis loop is the matched filter output, which is written to the VIDR. In convolutional decoding, the input parameters for each loop are the Manhattan metrics, which are written to the branch metric RAM through the VBMR FIFO.

In equalization and decoding with a code rate of 1/2, the loop period for each trellis stage is 16 DSP clocks, and the VODR output is read once per loop. In decoding with a code

Freescale Semiconductor, Inc.

VIAC Pipeline


Freescale Semiconductor, Inc.


rate of 1/3 or 1/6, the loop period is 64 clocks, and the VODR output is read four times per loop.

Table 16-1 summarizes pipeline flow in the various modes. Figure 16-17 illustrates pipeline flow for equalization and decode.

Table 16-1. Pipeline Flow

Mode	Code Rate	Constr. Length	Loop Period	VODR Read	Input Paramter(s)
Equalization	_	_	16 clocks	1 / loop	Matched filter output
Convolutional Decoding	1/2	5	16 clocks	1 / loop	Manhattan metrics:
Decoding	1/2	7	16 clocks	1 / loop	C(k) + C(k+1) C(k) - C(k+1)
	1/3	7	64 clocks	4 / loop	Manhattan metrics: C(k) + C(k+1) + C(k+2) C(k) + C(k+1) - C(k+2) C(k) - C(k+1) + C(k+2) C(k) - C(k+1) - C(k+2)
	1/6	7	64 clocks	4 / loop	Manhattan metrics: $C(k) + C(k+1) + C(k+2) + C(k+3) + C(k+4) + C(k+5)$ C(k) + C(k+1) - C(k+2) + C(k+3) + C(k+4) - C(k+5) C(k) - C(k+1) + C(k+2) + C(k+3) - C(k+4) + C(k+5) C(k) - C(k+1) - C(k+2) + C(k+3) - C(k+4) - C(k+5)








Figure 16-17. Pipeline Flow



16.3.3 Pipeline Structure

The structure of the VIAC pipeline differs for lockstep and independent modes. In lockstep mode, the DSP writes the input parameters to the VIAC and reads the output for every trellis stage. In independent mode, the VIAC DMA channels write the input and read the output, and the DSP need only update the DPRAM once for each bit stream.

Figure 16-18 illustrates the pipeline structure in lockstep mode. Figure 16-19 illustrates the pipeline structure in independent mode.




Figure 16-18. VIAC Pipeline in Lockstep Mode




Figure 16-19. VIAC Pipeline in Independent Mode



16.4 VIAC Operation

16.4.1 VIAC Operational States

The VIAC can be in any one of the following three operational states:

- STOP—all clocks and internal logic are disabled. The only accessible register is the VIAC Control and Status Register (VCSR). This is the VIAC state after reset.
- WAIT—clocks and logic are enabled and all registers are accessible, but no trellis processing takes place.
- **ACTIVE**—the ACS is processing trellis states. All registers are accessible, but the VTCR, VPTR and VMR should not be written.

Transitions between states are initiated by issuing VIAC commands (writing to the CMD[3:0] field of the VCSR) and/or by transfering or failing to transfer data between the VIAC and memory. Figure 16-20 illustrates the possible VIAC state transitions.




Figure 16-20. VIAC Operational States

The VIAC is in the STOP state out of reset. To initiate any processing activity, the VIAC must be in the WAIT state. To get to the WAIT state from the STOP state, the VIAC executes the EXIT STOP command. The DSP then configures the VIAC registers for the particular procedure and mode desired.



Once the registers and parameters for a procedure have been set up, the VIAC enters the ACTIVE state to begin trellis loop processing. In lockstep mode, the transition to ACTIVE mode is initiated by writing input data to the VIDR (equalization) or VBMR (decoding). The VIAC remains in ACTIVE mode as long as the DSP continues to write input and read the output (VODR). If the DSP fails to perform one of these tasks, the VIAC returns to the WAIT state until the task is performed, then returns to the ACTIVE state.

In independent mode, the DSP issues the START DMA command to change to the ACTIVE state and begin trellis loop processing. The DMA input channel writes input parameters from the DPRAM to the VIAC and the DMA output channel reads the output and stores it in the DPRAM, without DSP intervention. The VIAC returns to the WAIT state when the VIAC Trellis Count Register (VTCR) reaches zero (indicating that all trellis stages have been processed) or when the DSP issues the STOP DMA command.

To return the VIAC to the STOP state, the DSP issues the STOP command.

Any transition from ACTIVE to WAIT, whether due to no input, output not read, or STOP command, always occurs upon termination of a single trellis loop. (The STOP command then also forces a transition from WAIT to STOP state.) Other commands can be executed asynchronously during trellis loop processing.

Figure 16-21 and Figure 16-22 illustrate examples of VIAC operation in lockstep and independent modes respectively.




Figure 16-21. Typical VIAC Operation in Lockstep Mode



VIAC Operation

Trellis Counter is Equal Zero-VIAC State STOP WAIT **ACTIVE** WAIT STOP START DMA Command Read Path Metric RAM Write VIAC Input Optional PMRAM Read WED RAM Entry Parameters Initialization into the STOP Command-**DPRAM** START Command Read VIAC Results Program DMA Channels from the DPRAM Program VIAC Mode

Figure 16-22. Typical VIAC Operation in Independent Mode

- EXIT STOP Command



16.4.2 VIAC Operation In Equalization

This section describes VIAC preparation, trellis processing and trellis completion for equalization in both lockstep and independent modes.

16.4.2.1 VIAC Preparation

Before running a trellis procedure, the VIAC must be in the WAIT state. If the VIAC is in the STOP state, issue the EXIT STOP command to put the VIAC in WAIT state. If the VIAC is in the ACTIVE state, wait until the current trellis procedure is completed, at which point the VIAC is automatically placed in the WAIT state. The VIAC can also be forced into the WAIT state from the ACTIVE state by "starving" the input (lockstep mode) or issuing the STOP DMA command (independent mode).

Once the VIAC is in WAIT state, perform the following steps to prepare the VIAC for the next trellis procedure:

- 1. **Independent mode only**: prepare the DMA channels:
 - a. Write the matched filter output parameters to the DMA input buffer in DPRAM.
 - b. Write the VDIBAR and VDOBAR registers to determine the base addresses for the DMA input and output channels.
- 2. Initialize Branch Metric RAM by writing Ungerboeck metrics to VBMR FIFO.
- 3. Write the length of the trellis (the number of trellis stages to be executed) into VTCR.
- 4. Select the VIAC operating mode by writing the VMR register:
 - a. Select lockstep or independent mode by clearing or setting the DMA bit.
 - b. Set the PMI bit if PMRAM is to be initialized; otherwise clear the bit.
 - c. Select equalization by clearing the EDM bit.
 - d. Enable or disable interrupts by setting or clearing the following bits:
 - PCIE for Process Completion interrupt.
 - **Independent mode only**—ERRIE for DMA Error interrupt.
- 5. Execute the START command (write 0100b to the CMD[3:0] bits in the VCSR) to trigger the VIAC initialization phase. This command resets the VIAC to a known state, and is vital for proper VIAC operation.
- 6. If the PMI bit in the VMR has been set, initiatialize the PMRAM by writing VPMARA and VPMARB as described in Section 16.2.3 on page 16-6. Otherwise, PMRAM should be cleared.



- 7. Transition to ACTIVE mode:
 - Lockstep mode: Write the first matched filter output to VIDR.
 - Independent mode: Execute the START DMA command.

These steps are illustrated in Figure 16-23 (lockstep mode) and Figure 16-24 (independent mode).




Figure 16-23. VIAC Preparation: Lockstep Mode




Figure 16-24. VIAC Preparation: Independent Mode



16.4.2.2 Trellis Processing in Equalization

Lockstep mode:

For each trellis stage, the following steps are performed:

- 1. The DSP writes a 16-bit matched filter output sample to the VIDR
- 2. For each state in the trellis, an ACS calculation is executed and a single decision bit is written to the VODR. Because the VIDR is double-buffered, the DSP can write data for the next stage while the current stage is being processed.
- 3. When all 16 trellis states have been processed, the DSP reads the VODR. If this is not done immediately, the VIAC returns to the WAIT state until the VODR is read.

If the DSP has written data for the next stage to the VIDR, the process continues from step 2. If not, the VIAC returns to the WAIT state until the VIDR is written.

Independent mode:

For each trellis stage, the following steps are performed:

- 1. The DMA input channel writes a 16-bit matched filter output sample to the VIDR
- 2. For each state in the trellis, an ACS calculation is executed and a single decision bit is written to the VODR.
- 3. When all 16 trellis states have been processed, the DMA output channel reads the VODR.

The DSP is not involved with the VIAC operation during trellis processing in independent mode. If the DSP and a VIAC DMA channel simultaneously access the same 1/4K DPRAM, the DSP has priority, and the DMA retries until the DSP access is completed, resulting in a slight stall in VIAC operation.

16.4.2.3 Trellis Completion

When the VTCR has counted down to zero, the VIAC enters the WAIT state and sets the PCF bit in the VCSR to notify the DSP that the programmed number of trellis stages has been completed. If the PCIE bit in the VMR has been set, the VIAC also generates a Processing Completion interrupt.

At this point the DSP can read the Path Metric RAM and perfom a traceback operation to determine the actual equalization terms.



This section describes VIAC preparation, trellis processing and trellis completion for decoding in both lockstep and independent modes.

16.4.3.1 VIAC Preparation

Before running a trellis procedure, ensure that the VIAC is in WAIT state as described in Section 16.4.2.1 on page 16-27, then perform following steps:

- 1. **Independent mode only**: prepare the DMA channels:
 - a. Write the Manhattan metric parameters to the DMA input buffer in DPRAM.
 - b. Write the VDIBAR and VDOBAR registers to determine the base addresses for the DMA input and output channels.
- 2. Write the three polynomial tap values to the VPTR.
- 3. Write the length of the trellis (the number of trellis stages to be executed) into VTCR.
- 4. Select the VIAC operating mode by writing the VMR register:
 - a. Select lockstep or independent mode by clearing or setting the DMA bit.
 - b. Set the PMI bit if PMRAM is to be initialized; otherwise clear the bit.
 - c. Select decoding by setting the EDM bit.
 - d. Enable or disable interrupts by setting or clearing the following bits:
 - PCIE for Process Completion interrupt.
 - **Independent mode only**—ERRIE for DMA Error interrupt.
 - e. Select the code rate by writing the CR bit:
 - Clear for code rate = 1/2.
 - Set for code rate = 1/3 or 1/6.
 - f. Select the number of trellis states (code length) by writing the CL bit:
 - Clear for 16 trellis states (code length = 5).
 - Set for 64 trellis states (code length = 7).
 - g. **Independent mode only**: write the UPE bit to unpack output bits:
 - Clear for no unpacking.
 - Set for unpacking, and write the UP4 bit :
 - Clear for 8-bit unpacking.
 - Set for 4-bit unpacking.



- 5. Execute the START command to trigger the VIAC initialization phase by writing 0100b to the CMD[3:0] bits in the VCSR.
- 6. If the PMI bit in the VMR has been set, initiatialize the PMRAM by writing VPMARA and VPMARB as described in Section 16.2.3 on page 16-6. Otherwise, PMRAM should be cleared.
- 7. Transition to ACTIVE mode:
 - Lockstep mode: Write first input sample to the VBMR.
 - Independent mode: Execute START DMA command.

These steps are similar to those illustrated in Figure 16-23 (lockstep mode) and Figure 16-24 (independent mode) on page 16-28. Note that in decoding, the branch metric RAM is not initialized. Also, the pipline in the AC TIVE state for code length = 7 is more accurately depicted in Figure 16-17 on page 16-21.

16.4.3.2 Trellis Processing in Convolutional Decoding

Lockstep mode:

For each trellis stage, the following steps are performed:

- 1. The DSP writes a Manhattan metric set to the BMRAM FIFO through the VBMR, as described in Section 16.2.4 on page 16-7.
- 2. For each state in the trellis, an ACS calculation is executed and a single decision bit is written to the VODR. Because the BMRAM input is double-buffered, the DSP can write data for the next stage while the current stage is being processed.
- 3. When 16 trellis states have been processed, the DSP reads the VODR. If this is not done immediately, the VIAC returns to the WAIT state until the VODR is read.

If the DSP has written data for the next stage to the VIDR, the process continues from step 2. If not, the VIAC returns to the WAIT state until the VIDR is written.

Independent mode:

For each trellis stage, the following steps are performed:

- 1. The DMA input channel writes a Manhattan metric set to the BMRAM FIFO.
- 2. For each state in the trellis, an ACS calculation is executed and a single decision bit is written to the VODR.
- 3. When 16 trellis states have been processed, the DMA output channel reads the VODR.



VIAC Operation

As in equalization, a DSP access to the same 1/4K DPRAM being accessed by a DMA channel stalls the DMA and VIAC operation.

16.4.3.3 Trellis Completion

When the VTCR has counted down to zero, the VIAC enters the WAIT state and sets the PCF bit in the VCSR to notify the DSP that the programmed number of trellis stages has been completed. If the PCIE bit in the VMR has been set, the VIAC also generates a Processing Completion interrupt.

At this point the DSP can read the Path Metric RAM and perfom a traceback operation to determine the actual equalization terms.

16.4.3.4 Reading the WED

The WED result for a particular path can be read by performing the following steps:

- 1. Write the trellis state corresponding to the start of the path to the VWTSR register.
- 2. Poll the WEDV bit in the VCSR until it is set.
- 3. Read the VWDR register to obtain the WED value.

Note: This procedure should only be performed when the VIAC is in the WAIT state. It is an atomic operation, i.e., once the VWADR is written, no other VIAC function except reading the VCSR or VWDR should be performed until the VWDR is read. Reading the VWDR terminates the atomic operation.

16.4.4 VIAC interrupts


The VIAC can generate the following two interrupts:

- 1. **Processing Complete Interrupt**—generated at the end of a trellis procedure if the PCIE bit in the VMR is set.
- 2. **DMA Error Interrupt**—generated in independent mode when a DMA channel accesses an address that is out of bounds if the ERRIE bit in the VMR is set.




16.5 Control Registers

VIDR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
X:\$FF90							VIAC	Input D	ata Re	egister												
VBMR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
X:\$FF91							Bra	nch Met	ric Re	gister												
VPTR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
X:\$FF92			Ta	ap G2[4	:0]			Ta	Tap G1[4:0] Tap G0[4:0]													
VODR	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1 0								
X:\$FF93							VIAC	Output I	Data R	egister												
VCSR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
X:\$FF94		CMD	[3:0]				OERR	IERR	STAT	E[1:0]	WEDV	WEDE	PCF	DOR	DINF	RESET						
VMR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
X:\$FF95						UP4	UPE9	ERRIE	PCIE	DMA	PMI	CR			CL	EDM						
VTCR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
X:\$FF96										Tre	ellis Co	unt										
VWDR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
X:\$FF97							Windov	v Error [or Detection Value													
VWTSR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
X:\$FF98											W	indow E	Frror D	etectior	n Addre	1 0 Address						
VPMARA	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
X:\$FF99							Path N	/letric R	AM bits	s {21:6]												
VPMARB	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
X:\$FF9A		Path N	Metric F	RAM bit	s (5:0)																	
VDIBAR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
X:\$FF9B						VIAC	DMA II	nput Cha	annel E	Base Ad	dress											
VDICAR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
X:\$FF9C						VIAC [DMA In	put Cha	nnel C	urrent A	ddress											
VDOBAR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
X:\$FF9D		VIAC DMA Output Channel Base Address																				
VDOCAR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
X:\$FF9E					\	/IAC D	MA Ou	tput Cha	annel C	Current A	Address	5										



In lockstep mode during equalization, the DSP writes the VIDR with input data (matched filter output) for the VIAC.

Note: The DSP must not access this register during the ACTIVE state in independent mode.




The VBMR is a write-only register that provides access to the branch metric RAM, effectively functioning as a variable-depth FIFO.

In equalization the DSP updates the BMRAM once per GSM burst processing cycle by writing the VBMR with Ungerboeck metrics.

In decode the DSP writes Manhattan metric input to the BMRAM for each trellis stage—two halfwords for code rate = 1/2, four halfwords for code rate = 1/3 or 1/6. Each halfword requires a successive write to the VBMR.

Note: The DSP must not access this register during the ACTIVE state in independent mode.

16-35



The VPTR holds three tap polynomials for convolutional decoding. These polynomial are defined as follows.

- A '1' in each tap G[n] defines an existing tap
- A '0' in each tap G[n] defines a non-existing tap.

For a constraint length of 5, each encoded bit B_n is derived from tap G_n as follows:


$$B_n = \sum_{i=0}^{4} G_n[i] \times D^i$$

For constraint length of 7 the tap bits do not include the MSB and LSB of the polynomial, which are '1' for all codes. The encoded bits are derived as follows:

$$B_n = (1 \times D^0) + \sum_{i=0}^4 G_n[i] \times D^i + (1 \times D^6)$$

The VPTR can only be written while the VIAC is in the WAIT operational state.

Note: The GSM05.03 standard defines the polynomials as G1,G2,G3 whereas the DSP56654 defines them as G0,G1,G2 respectively.



The VODR is a read-only register that contains the ACS output.

VCSI	R			VI	AC C	omn	nand	and :	Statu	ıs Re	giste	r			X:\$I	FF94
	Bit 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Bit 0
		CMD	[3:0]				OERR	IERR	STAT	E[1:0]	WEDV	WEDE	PCF	DOR	DINF	RESET
RESET	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

,	Table 16-2. VCSR Description											
Name	Type ¹		Description		Settings							
CMD[3:0] Bits 15–12	R0/W	VIAC Command	I—The DSP uses t	ue commands to the VIAC.								
		CMD[3:0]	Function]		Description							
		0001	RESET VIAC	Reset VIAC i	nternal logic. VIAC enters STOP state.							
		0010	STOP VIAC	VIAC enters	STOP state.							
		0011	EXIT STOP	From STOP	state, VIAC enters WAIT state.							
		0100	START	Trigger start	of trellis procedure.							
		0101	WED ENABLE	Enable Wind	ow Error Detection Function.							
		0110	WED DISABLE	Disable Wind	low Error Detection Function.							
		0111	START DMA	Begin trellis l	oop activity in independent mode.							
		1000	STOP DMA	Terminate tre	ellis loop activity in independent mode.							
		Others	thers Reserved									
			•									
OERR Bit 9	R	attempts to write ERRIE bit in the	ror—Set when the to an invalid addre VMR is set, an intered when the VCSF	ess. If the errupt is	0 = No error (default). 1 = Error.							
IERR Bit 8	R	to read from an i	r—Set when the D nvalid address. If the t, an interrupt is ge e VCSR is read.	he ERRIE bit	0 = No error (default). 1 = Error.							
STATE[1:0] Bits 7–6	R	VIAC State—Th VIAC's current o	ese status bits indi perational state.	cate the	00 = STOP (default) 01 = WAIT 10 = ACTIVE							
WEDV Bit 5	R	Window Error Detection Valid—Set when the VWDR contains valid data. Cleared when the VWDR is read. 0 = VWDR data not valid (default) 1 = VWDR data valid										
WEDE Bit 4	R	WED Enable con is set, the WED I the window error	Detection Enable—mmand is issued, to RAM is initialized to detection function tred when the WED	he WEDE bit o \$FFFF, and begins. The	0 = WED function disabled. (default) 1 = WED function enabled.							

Table 16-2. VCSR Description (Continued)

	I	Table 10 2: VOOR Description (
Name	Type ¹	Description	Settings				
PCF Bit 3	R	Processing Complete Flag—Set when the VTCR decrements to zero, indicating the end of a trellis procedure. If the PCIE bit in the VMR is set, an interrupt is generated Writing the VTCR clears the PCF bit.	0 = Trellis procedure in progress. (default)1 = Trellis procedure completed.				
DOR Bit 2	R	Data Output Ready—In lockstep mode, this bit indicates if output data for the next trellis loop must be read from the VODR before the next loop has been completed to avoid stalling VIAC operation. The VIAC sets this bit when it completes a trellis loop and clears the bit when the DSP reads the VODR.	0 = Data output not ready (default). 1 = Data output ready				
DINF Bit 1	R	Data Input Not Full—In lockstep mode, this bit indicates if data for the next trellis loop must be input to the VIDR or VBMR before the current loop has been completed to avoid stalling VIAC operation. The VIAC sets this bit when it begins processing a trellis loop and clears the bit when the input data for the next loop has been written. Note: The DSP must not write to the VIDR or VBMR whilte DINF is cleared.	0 = Data input buffer full (default).1 = Data input buffer not full.				
RESET Bit 0	R	Reset Status—This bit is set when the VIAC RESET command is executed. When the reset process is complete, the VIAC clears this bit and enters the STOP state.	0 = VIAC not in reset (default). 1 = VIAC is in reset.				

R0/W = Write; always reads 0 R = Read only.






Table 16-3. VMR Description


	Table 16-3. VMR De	escription
Name	Description	Settings
UP4 Bit 10	4- or 8-Bit Unpacking—determines the number of bits per datum when data unpacking is enabled, as described in Section 16.2.5.2 on page 16-9. This bit is ignored except in decoding in independent mode when UPE is set.	0 = 4 bits (4 nibbles per halfword) (default). 1 = 8 bits (2 bytes per halfword)
UPE Bit 9	Unpacking/Packing Enable—Setting this bit configures the VIAC to unpack data received from the DMA input channel and pack data sent to the DMA output channel. This operates for decoding in independent mode only, and is ignored in other modes.	0 = Unpacking is disabled (default).1 = Unpacking is enabled.
ERRIE Bit 8	DMA Access Error Interrupt Enable — This bit is ignored in equalization mode.	0 = Interrupt disabled (default). 1 = Interrupt enabled.
PCIE Bit 7	Processing Complete Interrupt Enable	0 = Interrupt disabled (default). 1 = Interrupt enabled.
DMA Bit 6	DMA (Independent) / Lockstep Mode	0 = Lockstep mode (default) 1 = Independent mode
PMI Bit 5	Path Metric Initialization—This bit determines if the PMRAM is initialized or cleared before a trellis procedure begins.	0 = PMRAM is cleared (default). 1 = DSP initializes PMRAM.
CR Bit 4	Code Rate— This bit is ignored in equalization mode.	0 = Code Rate is 1/2 1 = Code Rate is 1/3 or 1/6.
CL Bit 1	Constraint Length—This bit is ignored in equalization mode.	0 = Constraint Length = 5 (16 trellis states) (default). 1 = Constraint Length = 7 (64 trellis states).
EDM Bit 0	Equalization/Decode Mode	0 = Channel equalization mode (default). 1 = Convolutional decoding mode




The DSP writes the number of trellis stages to be executed to the VTCR. During trellis processing, the VTCR is decremented each trellis stage and thus indicates the number of trellis stages remaining. Processing can be extended by writing a new value to the VTCR. VTCR can only be written when the VIAC is in the WAIT operational state.




The VWDR stores the Window Error Detection value of a specified trellis state. The path is specified by writing the initial trellis state number to the VWTSR register. The VWDR can be accessed only in the WAIT operational state. Data in the VWDR is valid only when the WEDV bit in VCSR is set. Reading or writing the VWDR clears the WEDV bit.




The path evaluated by the Window Error Detection function is specified by writing the VWTSR with the trellis state number of the start the path.




VPMARA and VPMARB provide access to the Viterbi Path Metric RAM. Refer to Section 16.2.3 on page 16-6 for a detailed description of PMRAM access.




The VDIBAR stores the base address in DPRAM of the DMA input buffer. It can be written only while the VIAC is in the WAIT operational state; writes to this register in the ACTIVE state are ignored. Any change to the VDIBAR takes effect at the next START DMA command.



The VDICAR stores the current address being accessed in the DMA DPRAM input buffer.



The VDOBAR stores the base address in DPRAM of the DMA output buffer. It can be written only while the VIAC is in the WAIT operational state; writes to this register in the ACTIVE state are ignored. Any change to the VDOBAR takes effect at the next START DMA command.



The VDOCAR stores the current address being accessed in the DMA DPRAM output buffer.



Chapter 17 JTAG Port

The DSP56654 includes two Joint Test Action Group (JTAG) Test Access Port (TAP) controllers that are compatible with the *IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture*. The block diagram of these two TAPs is shown in Figure 17-1.

All JTAG testing functions in the DSP56654 are performed by the DSP TAP controller. The JTAG-specific functions required by IEEE 1149.1 are not included in the MCU TAP controller, which is bypassed in JTAG compliance mode. The MCU TAP controller is only active in MCU OnCE emulation mode, in which the two controllers are enabled and connected serially. MCU OnCE operation is described in the *MMC2001 Reference Manual*. DSP OnCE operation is described in the *56600 Family Manual*.

This chapter describes aspects of the JTAG implementation that are specific to the DSP56600 core, including items which the IEEE standard requires to be defined and additional information specific to the DSP core implementation. For internal details and applications of the standard, refer to the IEEE 1149.1 document.






Figure 17-1. DSP56654 JTAG Block Diagram



17.1 DSP56600 Core JTAG Operation

The DSP56600 core JTAG TAP includes six signal pins, a 16-state controller, an instruction register, and three test data registers. The test logic employs a static logic design and is independent of the device system logic. A block diagram of the DSP56600 core implementation of JTAG is shown in Figure 17-2.




Figure 17-2. DSP56600 Core JTAG Block Diagram



17.1.1 JTAG Pins

DSP56600 Core JTAG Operation

As described in the IEEE 1149.1 document, the JTAG port requires a minimum of four pins to support the TDI, TDO, TCK, and TMS signals. The DSP TAP also provides $\overline{\text{TRST}}$ and $\overline{\text{DSP}_{DE}}$ pins. The pin functions are described in Table 17-1.

Table 17-1. DSP JTAG Pins

Pin	Description
TCK	Test Clock—An input that is used to synchronize the test logic. The TCK pin has an internal pullup resistor.
TMS	Test Mode Select—An input that is used to sequence the test controller's state machine. TMS is sampled on the rising edge of TCK and includes an internal pullup resistor.
TDI	Test Data Input—Serial test instruction and data are received through the Test Data Input (TDI) pin. TDI is sampled on the rising edge of TCK and includes an internal pullup resistor.
TDO	Test Data Output—The serial output for test instructions and data. TDO is three-stateable and is actively driven in the Shift-IR and Shift-DR controller states. TDO changes on the falling edge of TCK.
TRST	Test Reset—An input that is used to asynchronously initialize the test controller and select the JTAG-compliant mode of operation. The TRST pin has an internal pullup resistor.
DSP_DE	Test Data Output—A bidirectional pin used as an input to asynchronously initialize the test controller

17.1.2 DSP TAP Controller

The DSP TAP controller is responsible for interpreting the sequence of logical values on the TMS signal. It is a synchronous state machine that controls the operation of the JTAG logic. A diagram of the TAP controller state machine is shown in Figure 17-3. The value shown adjacent to each arc represents the value of the TMS signal sampled on the rising edge of TCK signal. For a description of the TAP controller states, refer to the *IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture*.






Figure 17-3. TAP Controller State Machine

17.1.3 Instruction Register

The DSP JTAG implementation includes a 4-bit instruction register without parity consisting of a shift register with four parallel outputs. Figure 17-4 shows the Instruction Register configuration.




Figure 17-4. JTAG Instruction Register

17.1.3.1 Instruction Register Operation

Data is transferred from the shift register to the parallel outputs during the Update-IR controller state. The four bits are used to decode the eight unique instructions shown in Table 17-2.

Table 17-2. JTAG Instructions

	Code			Instruction
В3	B2	B1	В0	instruction
0	0	0	0	EXTEST —Perform external testing for circuit-board electrical continuity using boundary scan operations.
0	0	0	1	SAMPLE/PRELOAD —Sample the DSP56654 device system pins during operation and transparently shift out the result in the BSR. Preload values to output pins prior to invoking the EXTEST instruction.
0	0	1	0	IDCODE—Query identification information (manufacturer, part number and version) from an DSP core-based device.
0	0	1	1	ENABLE_MCU_ONCE —Provide a means of accessing the MCU OnCE controller and circuits to control a target system.
0	1	0	0	HI-Z—Disable the output drive to pins during circuit-board testing.
0	1	0	1	CLAMP —Force test data onto the outputs of the device while replacing its boundary-scan register in the serial data path with a single bit register.
0	1	1	0	ENABLE_DSP_ONCE —Provide a means of accessing the DSP OnCE controller and circuits to control a target system.
0	1	1	1	DSP_DEBUG_REQUEST —Provide a means of entering the DSP into Debug Mode of operation.
	1000–1110		•	Reserved for future use. Decoded as BYPASS.
1	1	1	1	BYPASS —Bypass the DSP56654 chip for a given circuit-board test by effectively reducing the BSR to a single cell.

In the Test-Logic-Reset controller state the Instruction Register is reset to b0010, which is equivalent to the IDCODE instruction.

In the Capture-IR controller state, the two least significant bits of the instruction shift register are parallel-loaded with b01 as required by the standard. The two most significant bits are loaded with the values of the core status bits OS1 and OS0 from the OnCE controller.

17.1.3.2 Instruction Descriptions

The DSP core JTAG implementation includes the three mandatory public instructions (EXTEST, SAMPLE/PRELOAD, and BYPASS), and also supports the optional CLAMP instruction defined by *IEEE 1149.1*. The public instruction HIGHZ provides the capability for disabling all device output drivers. The public instruction ENABLE_DSP_ONCE enables the JTAG port to communicate with the DSP OnCE circuitry. The public instruction DSP_DEBUG_REQUEST enables the JTAG port to force the DSP core into Debug mode.

17.1.3.2.1 EXTEST (B[3:0]=0000)

The external test (EXTEST) instruction selects the BSR and gives the test logic control of the I/O pins. EXTEST also asserts internal reset for the DSP56654 core system logic to force a predictable internal state while performing external boundary scan operations.

By using the TAP controller, the Instruction Register is capable of:

- Scanning user-defined values into the output buffers
- Capturing values presented to input pins
- Controlling the direction of bidirectional pins
- Controlling the output drive of tri-stateable output pins

For more details on the function and use of EXTEST, refer to *IEEE 1149.1*.

17.1.3.2.2 SAMPLE/PRELOAD (B[3:0]=0001)

The SAMPLE/PRELOAD instruction selects the BSR and the system logic controls the I/O pins. The SAMPLE/PRELOAD instruction provides two separate functions. First, it provides a means to obtain a snapshot of system data and control signals. The snapshot occurs on the rising edge of TCK in the Capture-DR controller state. The data can be observed by shifting it transparently through the BSR.

Note: Since there is no internal synchronization between the JTAG clock (TCK) and the system clock (CLK), the user must provide some form of external synchronization to achieve meaningful results.

The second function of SAMPLE/PRELOAD is to initialize the BSR output cells prior to selection of EXTEST. This initialization ensures that known data appears on the outputs when entering the EXTEST instruction.

DSP56600 Core JTAG Operation

17.1.3.2.3 IDCODE (B[3:0]=0010)

The IDCODE instruction selects the ID register, and the system logic controls the I/O pins. This instruction is provided as a public instruction to allow the manufacturer, part number and version of a component to be determined through the TAP. The ID register is described in Section 17.2.3 on page 17-10.

Since the bypass register loads a logic 0 at the start of a scan cycle, whereas the ID register loads a logic 1 into its least significant bit, examination of the first bit of data shifted out of a component during a test data scan sequence immediately following exit from Test-Logic-Reset controller state shows whether such a register is included in the design. When the IDCODE instruction is selected, the operation of the test logic has no effect on the operation of the on-chip system logic as required by the IEEE 1149.1 standard.

17.1.3.2.4 ENABLE_MCU_ONCE (B[3:0]=0011)

The ENABLE_MCU_ONCE instruction is not included in the IEEE 1149.1 standard. It is provided as a public instruction to allow the user to perform system debug functions. When the ENABLE_MCU_ONCE instruction is decoded the DSP JTAG controller is set to the BYPASS mode. This is the only function performed by the DSP controller. OnCE operation in the MCU is controlled by the MCU's OnCE TAP.

17.1.3.2.5 HIGHZ (B[3:0]=0100)

When the HIGHZ instruction is invoked, all output drivers, including the two-state drivers, are turned off (i.e., put in the high impedance state), and the Bypass Register is selected. The HIGHZ instruction also asserts internal reset for the DSP56654 core system logic to force a predictable internal state while performing external boundary scan operations. In this mode, all internal pullup resistors on all the pins (except the TMS, TDI, and TRST pins) are disabled.

17.1.3.2.6 CLAMP (B[3:0]=0101)

The CLAMP instruction selects the 1-bit Bypass Register as the serial path between TDI and TDO while allowing signals driven from the component pins to be determined from the BSR. During testing of ICs on PCB, it may be necessary to place static guarding values on signals that control operation of logic not involved in the test. If the EXTEST instruction were used for this purpose, the boundary-scan register would be selected and the required guarding signals would be loaded as part of the complete serial data stream shifted in, both at the start of the test and each time a new test pattern is entered. The CLAMP instruction results in substantially faster testing than the EXTEST instruction because it allows guarding values to be applied using the BSR of the appropriate ICs while selecting their bypass registers. Data in the boundary scan cell remains unchanged until a new instruction is shifted in or the JTAG state machine is set to its reset state. The

CLAMP instruction also asserts internal reset for the DSP56654 core system logic to force a predictable internal state while performing external boundary scan operations.

17.1.3.2.7 ENABLE_DSP_ONCE (B[3:0]=0110)

The ENABLE_DSP_ONCE instruction is not included in the IEEE 1149.1 standard. It is provided as a public instruction to allow the user to perform system debug functions. When the ENABLE_DSP_ONCE instruction is decoded, the TDI and TDO pins are connected directly to the DSP OnCE registers. The particular DSP OnCE register connected between TDI and TDO at a given time is selected by the DSP OnCE controller depending on the DSP OnCE instruction being currently executed. All communication with the DSP OnCE controller is done through the Select-DR-Scan path of the JTAG TAP controller.

17.1.3.2.8 DSP_DEBUG_REQUEST (B[3:0]=0111)

The DSP_DEBUG_REQUEST instruction is not included in the IEEE 1149.1 standard. It is provided as a public instruction to allow the user to generate a debug request signal to the DSP core. When the DSP_DEBUG_REQUEST instruction is decoded, the TDI and TDO pins are connected to the Instruction Registers. When the TAP is in the Capture-IR state, the OnCE status bits are captured in the Instruction shift register. Thus, the external JTAG controller must continue to shift in the DSP_DEBUG_REQUEST instruction while polling the status bits that are shifted out until Debug mode is entered and acknowledged by the combination 11 on OS[1:0]. After the acknowledgment of Debug mode is received, the external JTAG controller must issue the ENABLE_DSP_ONCE instruction to allow the user to perform system debug functions.

17.1.3.2.9 BYPASS (B[3:0]=1xxx)

The BYPASS instruction selects the single-bit Bypass Register and restores control of the I/O pins to system logic. This creates a shift-register path from TDI through the Bypass Register to TDO, circumventing the BSR. This instruction is used to enhance test efficiency when a component other than the DSP56654 becomes the device under test.



17.2 Test Registers

The DSP core implementation includes three test registers—a Boundary Scan Register (BSR), a 1-bit Bypass Register, and a 32-bit Identification Register (ID).

17.2.1 Boundary Scan Register (BSR)

The Boundary Scan Register (BSR) in the DSP core JTAG implementation contains bits for all device signal and clock pins and associated control signals. In addition, the BSR contains a data direction control bit for each bidirectional pin. Boundary scan bit definitions are provided in the Boundary Scan Description Language (BSDL) listing in Appendix C.

Note: As a compliance enable pin, $\overline{MCU_DE}$ is not included in the BSR definition.

17.2.2 Bypass Register

The Bypass Register allows the serial data path to circumvent the DSP BSR. It is activated by the HIGHZ, CLAMP, and BYPASS instructions. When the Bypass Register is selected, the shift-register stage is set to a logic zero on the rising edge of TCK in the Capture-DR controller state. Therefore, the first bit to be shifted out after selecting the Bypass Register is always a logic zero. A drawing of the Bypass Register is shown in Figure 17-5.




Figure 17-5. JTAG Bypass Register

17.2.3 Identification Register

The ID register contains the manufacturer, part number and version of the DSP56654. It is read by invoking the IDCODE command. It can be used to determine the manufacturer of a component on a board when multiple sourcing is used. Conforming to the IEEE 1149.1 standard in this way allows a system diagnostic controller to determine the type of component in each location through blind interrogation. This information is also available for factory process monitoring and for failure mode analysis of assembled boards.

Motorola's Manufacturer Identity is b00000001110. The Customer Part Number consists of two parts: Motorola Design Center Number (bits 27:22) and a sequence number (bits 21:12). The sequence number is divided into two parts: Core Number (bits 21:17) and Chip Derivative Number (bits 16:12). Motorola Semiconductor Israel (MSIL) Design Center Number is b000110 and DSP Core Number is b00010. Figure 17-6 shows the ID register configuration.

31			28	27					22	21				17	16				12	11										1	0
Vers	sion	Nun	nber		Customer Part Number											ľ	Man	ufac	ture	r Ide	ntity	/ Nu	mbe	r							
				Des	sign	Cen	ter I	Num	nber Core Number Derivative Number																						
0	0	0	0	0	0	0	1	1	0	0	0	0	1	0	0	0	1	1	0	0	0	0	0	0	0	0	1	1	1	0	1

Figure 17-6. JTAG ID Register

17.3 DSP56654 JTAG Port Restrictions

This section describes operation restrictions regarding the DSP56654 JTAG port in normal, test, and low-power modes.

17.3.1 Normal Operation

- **JTAG transparency**—To ensure that the JTAG test logic is kept transparent to the system logic in normal operation, the JTAG TAP controller must be initialized and kept in the Test-Logic-Reset controller state. The controller can be forced into Test-Logic-Reset by asserting TRST externally at power-up reset. The controller will remain in this state as long as TMS is not driven low.
- **Connecting the TCK pin**—The TCK pin does not have an on-board pullup resistor, and should be tied to a logic high or low during normal operation.

17.3.2 Test Modes

- **Signal contention in circuit-board testing**—The control afforded by the output enable signals using the BSR and the EXTEST instruction requires a compatible circuit-board test environment to avoid device-destructive configurations. The user must avoid situations in which the DSP56654 output drivers are enabled into actively driven networks.
- **Executing the EXTEST instruction**—The EXTEST instruction can be performed only after power-up or regular hardware reset while EXTAL is provided. Then during the execution of EXTEST, EXTAL can remain inactive.



- **Entering STOP**—The TAP controller must be in the Test-Logic-Reset state to enter and remain in STOP mode.
- Minimizing power consumption—The TMS and TDI pins include on-chip pullup resistors. In STOP mode, these two pins should remain either unconnected or connected to V_{CC} to achieve minimal power consumption. Also, the TCK input is not blocked in STOP mode and should be externally connected to V_{CC} or ground.

17.4 MCU TAP Controller

The MCU contains a TAP controller to provide MCU OnCE support. It is bypassed in JTAG-compliant mode. The MCU OnCE operating mode can be selected in two ways:

- Assertion of the MCU_DE line while the TAP controllers are in the Test-Logic-Reset state and the TRST input is deasserted.
- Shifting the ENABLE_MCU_ONCE command into the DSP TAP controller.

In the MCU OnCE mode, the MCU and DSP TAP controllers are serially linked. The TDI pin drives the MCU TAP controller TDI input, and the MCU TAP controller TDO output drives the DSP TAP controller TDI input. The combined Instruction Registers (IRs) and Data Registers (DR's) of the two controllers are connected, effectively allowing both to be read or written from a single serial input stream. The TMS, TRST, and TCK inputs of the two controllers are connected together, forcing an identical sequence of state transitions to occur within the individual TAP controllers.

To return from the MCU OnCE configuration to JTAG-compliant mode, deassert the $\overline{MCU_DE}$ signal and assert \overline{TRST} .

17.4.1 Entering MCU OnCE Mode via JTAG Control

Table 17-3 shows the TMS sequencing for entering MCU OnCE mode from JTAG-compliant mode by shifting the ENABLE_MCU_ONCE command into the DSP TAP controller.

ready to be loaded. The MCU TAP controller

shadow logic is ready to reset the

MCU OnCE mode is enabled.

MCU OnCE mode is enabled.

JTAG/OnCE signal.

Step **TMS JTAG State** OnCE™ Note Test-Logic-Reset Idle Run-Test/Idle b 0 Idle Idle 1 Select-DR-Scan С Select-IR-Scan Idle d 0 Capture-IR Idle Capture DSP core status bits е Shift-IR f 0 Idle The 4 bits of the JTAG ENABLE_MCU_ONCE instruction (0b0011) 0 Shift-IR Idle g are shifted into the DSP instruction register Shift-IR h 0 Idle Shift-IR Idle Idle Exit1-IR At this point, the IR section of the DSP is

OnCE Enabled

OnCE Enabled

Table 17-3. Entering MCU OnCE Mode

Note:

k

When the MCU OnCE mode is enabled, the JTAG IR becomes the concatenation of the DSP IR (4 bits) and the MCU IR (8 bits). Subsequent shifts into the JTAG IR should be 12 bits in length.

17.4.2 Release from Debug Mode for DSP and MCU

Update-IR

Run-Test/Idle

Table 17-4 shows the TMS sequencing for simultaneously releasing the MCU and DSP from Debug mode, assuming all internal states have been restored to both cores.



Step	TMS	JTAG State	OnCE	Note
а	1	Test-Logic-Reset	Idle	
b	0	Run-Test/Idle	Idle	
С	1	Select-DR-Scan	Idle	
d	1	Select-IR-Scan	Idle	
е	0	Capture-IR	Idle	Capture DSP core status bits
f	0	Shift-IR	Idle	The 4 bits of the JTAG
g	0	Shift-IR	Idle	ENABLE_DSP_ONCE instruction
h	0	Shift-IR	Idle	(0b0110) are shifted into the combined DSP + MCU instruction register
i	0	Shift-IR	Idle	
j	0	Shift-IR	Idle	The remaining 8 bits of the MCU OnCE
k	0	Shift-IR	Idle	instruction "read no register selected +
ı	0	Shift-IR	Idle	go + exit" (0b11101100) are shifted into the combined DSP + MCU IR
m	0	Shift-IR	Idle	
n	0	Shift-IR	Idle	
0	0	Shift-IR	Idle	
р	0	Shift-IR	Idle	
q	0	Shift-IR	Idle	
r	1	Exit1-IR	Idle	At this point, both IR sections are ready to be loaded, the MCU with "read no register selected + go + exit", the DSP with "Enable DSP OnCE"
S	1	Update-IR	Idle	OnCE is enabled for the DSP (already enabled for the MCU)
t	1	Select-DR-Scan	Idle	
u	0	Capture-DR	Idle	
V	0	Shift-DR	Idle	The 8 bits of the DSP OnCE command
				"read no register selected + go + exit"
V	0	Shift-DR	Idle	(0b11111111) are shifted in
w	0	Shift-DR	Idle	A single bit of bypass data corresponding to the MCU portion of the combined DR is shifted in
х	1	Exit1-DR	Idle	
у	1	Update-DR	Idle	Following this update, both OnCE control blocks release their respective cores
z	0	Run-Test/Idle	Idle	
	I			
Z	0	Run-Test/Idle	Idle	



Appendix A DSP56654 DSP Bootloader

The DSP56654 DSP Bootloader is a small program residing in the DSP program ROM that is executed when the DSP exits the reset state. The purpose of the bootloader is to provide MCU-DSP communication to enable the MCU to download a DSP program to the DSP program RAM through the MCU-DSP Interface (MDI). This appendix describes the various protocols available in the bootloader to communicate with the DSP56654 and how a protocol is selected. It also provides a listing of the bootloader program.

A.1 Boot Modes

The user can select one of the following three protocols, or modes, to use to download code for the DSP:

- Mode A: Normal MDI boot mode implements a protocol incorporating MDI shared memory and messaging registers that enables the user to upload and download data to or from any address in program, X, or Y memory, test the 512-byte program RAM, and start the DSP from any address in program memory.
- Mode B: MDI shared memory boot mode allows only downloading to program RAM using only the MDI shared memory to transfer data. The DSP program must start from program RAM address \$0000. Some synchronization between the MCU and DSP is required.
- Mode C: MDI messaging unit boot mode allows only downloading to program RAM using only the MDI messaging unit registers to transfer data. The DSP program must start from program RAM address \$0000. No MCU-DSP synchronization is required.

The bootloader reads the SAP STDA pin and the BBP STDB pin (configured as GP inputs at reset) to determine the boot mode, as shown Table A-1 on page A-2. The user must supply pull-up and/or pull-down resisters to STDA and STDB to ensure that the DSP enters the desired mode.




Table A-1. DSP56654 Boot Modes

A.2 Mode A: Normal MDI Boot

The normal boot mode uses MDI communication between the DSP and MCU to implement the following functions:

- Download to the DSP program, X, or Y RAM.
- Upload from the DSP program, X, or Y memories (RAM or ROM).
- Run diagnostic tests on the DSP 0.5k program RAM.
- Start the DSP at a given program address (jump to a given address)

After entering the normal boot mode, the DSP waits until a message has arrived from the MCU. When it receives a message, the DSP performs the necessary actions and in most cases returns an acknowledgment message to the MCU. The DSP remains in the normal boot mode, waiting for and executing MCU messages, until the MCU requests the DSP to exit the boot mode and start the user's application.

A.2.1 Short and Long Messages

The normal boot mode uses both the MDI messaging unit registers and the MDI shared memory for message transfers. Shorter messages are conveyed in one or both messaging unit registers¹. For longer messages (such as downloading a program to the DSP), MDI_R0 is used to point to the rest of the message in the MDI shared memory.

The format for short messages is shown in Figure A-1 on page A-3. The most significant bit of MDI_R0 is used to indicate whether the message is a short message (S=1) or a long message (S=0). The eight least significant bits of MDI_R0 hold the message opcode. Bits 8–13 can contain message information if needed. If the short message uses the MDI_R1 register as well, the DW bit (bit 14) in MDI_R0 should be set.

^{1.}For simplicity, the messaging unit registers (MTR0, MTR1, MRR0, and MRR1 for the MCU transmit and receive registers, respectively; DTR0, DTR1, DRR0, and DRR1 for the DSP transmit and receive registers, respectively) are referred to as MDI_R0 and MDI_R1.






Figure A-1. Short Message Format

The format for long messages is shown in Figure A-2. The long message is indicated by clearing the S bit in MDI_R0.

The ten least significant bits of MDI_R0 indicate an offset address into the MDI shared memory. Note that this field is 10 bits wide so that it can point to an offset anywhere in the 2-Kword MDI shared memory space. The first entry in the MDI shared memory at the indicated offset location is the message opcode. This is followed by as many information words as necessary.




Figure A-2. Long Message Format

Mode A: Normal MDI Boot

A.2.2 Message Descriptions

Table A-2 summarizes the messages that the bootloader supports. Initially, the bootloader is in an idle loop awaiting a message from the MCU. When it receives a message, the DSP processes and executes the command, then sends an acknowledgment message back to the MCU. The only exception to this procedure is the start_application.request message, for which there is no acknowledgment message. If the DSP receives a message it does not recognize, it returns a special invalid opcode response.

Table A-2. Message Summary

Message From MCU to DSP	Message Opcode Number	Long or Short
memory_write.request	1	long
memory_read.request	2	long
memory_check.request	3	long
start_application.request	4	long
(invalid message)	other	either

Acknowledgment Message From DSP to MCU	Message Opcode Number	Long or Short
memory_write.response	1	short
memory_read.response	2	long
memory_check.response	3	long
(none)	NA	NA
invalid_opcode.response	4	short

The following sections describe the structure of each of the messages.



A.2.2.1 memory_write.request

memory_write.request is a long message from the MCU to the DSP used to write to the DSP program or data RAM. The structure of this message is shown in Figure A-3. The first entry in MDI memory is the message opcode. The second entry contains the number of words to write to DSP memory. The third entry contains two fields, XYP and source address offset. The XYP field, which occupies the upper two bits of the entry, determines which memory space to access, as shown in Table A-3. The source address offset occupies the lowest ten bits of the third entry and indicates the location in the MDI memory space of the data to be written to the DSP. The last entry of the message contains the DSP destination address to which the data is to be written. In most cases, the source address offset points to the word following the destination address, i.e., source_address_offset = mdi_offset + 4. However, the protocol allows for the data to be located anywhere in the MDI shared memory space.




Figure A-3. Format of memory_write.request Message

Table A-3. XYP field

XYP	DSP Memory Space
00	Х
01	Y
10	Р

A.2.2.2 memory_write.response

memory_write.response is a short message from the DSP to the MCU in response to a memory_write.request message. The format of this message is shown in Figure A-4. Note that the MDI_R1 register is not used. A RET field of 0 indicates a successful memory_write.request; if the RET field is 1, the memory_write.request failed. Thus, since memory_write.response opcode is \$1, the MCU should expect the DSP to respond to a successful memory write with MDI_R0 = \$8001.




Figure A-4. Format of message_write.response Message

A.2.2.3 memory_read.request

memory_read.request is a long message from the MCU to the DSP requesting an upload of data from the program, X, or Y data space. The format of this message is shown in Figure A-5. The next entry in MDI memory following the memory_read.request opcode is the number of DSP words to read. The third entry contains two fields, XYP and destination address offset. The XYP field determines which memory space of the read, as shown in Figure A-3 on page A-5. The destination address offset contains the location in MDI shared memory at which the DSP stores the data it reads. The last entry, source address, indicates the address in DSP program, X, or Y memory space of the data to be read.

The choice of destination address offset is arbitrary, but care should be taken to ensure that the DSP does not overwrite any of the words in the original message.




Figure A-5. Format of memory_read.request Message

A.2.2.4 memory_read.response

memory_read.response is a long message from the DSP to the MCU in response to a memory_read.request message. The format of this long message is shown in Figure A-6. Note that this long message is located in MDI shared memory at the location defined by the destination address field of the memory_read.request message.

The entry following the memory_write.request opcode in MDI memory is the return code—\$0000 indicates success, and \$0001 indicates failure. Failure can only result from the invalid value of 11b to the XYP field in the memory_read.request message. If the return code indicates a failure, the DSP does not write the remaining entries in the message. The third entry in the memory_read.response message is the number of DSP words read. The fourth entry contains two fields. The upper two bits indicate the memory space accessed according to Table A-3 on page A-5. The lower ten bits indicate the location in MDI shared memory where the DSP has stored the read data. In all cases, the bootloader defines the destination address offset to point to the word following the source address. Therefore, dest_address_offset = mdi_offset + 5. The last entry, source address, indicates the DSP program, X, or Y space address from which the data has been read.




Figure A-6. Format of memory read.response Message

ale Semiconductor, Inc.

A.2.2.5 memory_check.request

memory_check.request is a long message from the MCU to the DSP requesting a test of the DSP 0.5k program RAM.

Note: Although this protocol supports provisions to test all of the memory spaces, the bootloader only implements testing of the 0.5k program RAM space.

The format of this message is shown in Figure A-7. The entry following the opcode in shared memory contains two fields. The upper three bits specify the RAM space to be tested (always "100" for the bootloader), and the lower ten bits specify the MDI address the at which DSP stores its long reply message.

Normally, the return address offset points to the next word, so that return_address_offset = mdi_offset + 2. However, the protocol allows for the long reply message to be located anywhere in MDI memory.




Figure A-7. Format of memory_check.request Message



Mode A: Normal MDI Boot

A.2.2.6 memory_check.response

memory_check.response is a long message from the DSP to the MCU in response to a memory_check.request message. The format of this message is shown in Figure A-8. Note that this message resides in MDI shared memory location specified in the result address offset field of the memory check.request message.

The entry in MDI shared memory following the memory_check.response opcode is the return code—\$0000 indicates success, and \$0001 indicates failure. The following entry is the failure address if the memory check has failed, and zero if the check is successful.




Figure A-8. Format of memory_check.request Message



A.2.2.7 start_application.request

start_application.request is a long message from the MCU to the DSP requesting the DSP to leave the boot mode and begin executing the user program The format of this message is shown in Figure A-9. The entry following the start_application.request opcode in MDI shared memory is the starting address of the user program in program memory. When the DSP receives this message, it jumps to the specified program address location and begins executing code at that location. The DSP does not generate a response to this message.




Figure A-9. Format of start_application.request Message

A.2.2.8 invalid_opcode.response

invalid_opcode.response is a short message from the DSP to the MCU in response to any unrecognized message opcode. The format of this message is shown in Figure A-10. The RET field in MDI_R0 is used to indicate the length of the unrecognized message (0 = long, 1 = short). The unrecognized opcode is returned in the MDI_R1 register.




Figure A-10. Format of invalid_opcode.response Message

A.2.3 Comments on Normal Boot Mode Usage

This section describes several items to keep in mind when using the normal boot mode.

1. **Downloads and uploads of DSP program memory require two words** in the MDI shared memory space because DSP program words are 24 bits wide. The most significant portion (upper 8 bits) should always we stored in the lower memory address, followed by the least significant (lower 16 bits) in the next higher memory address, as illustrated in Figure A-11.




Figure A-11. Mapping of DSP Program Memory Words to MDI Message Words

- 2. **MDI shared memory size is only 2 Kwords.** Data transfers larger than 2 Kwords must be split into multiple uploads or downloads.
- 3. **The DSP does not perform any error checking**. MCU software is responsible for ensuring that addresses are within the MDI memory space.
- 4. Writing MDI_R0 should be the final step taken to initiate a message. This action affects bits in the MDI status register that the DSP bootloader program polls to determines when a new message has been received in MDI_R0.
- 5. Ensure that the response to a message does not overwrite that message. Each MCU message that invokes a long message reply from the DSP defines the offset in MDI shared memory where the DSP stores the response. Care should be taken so that no portion of the reply overwrites any portion of the original message. The DSP may need to access the original message while it is writing its response message.

Motorola

Semiconductor, Inc.

A.2.4

A.2.4 Example of Program Download and Execution

Example A-1 provides a short outline in pseudo-C code for downloading and starting a program in normal boot mode. In this example, all long messages start at the beginning of MDI shared memory, the DSP program exists in a long array called dsp_program[], the program length is contained in a variable called program_length, and the program starting address is dsp_program_address.

Example A-1. Normal Boot

```
unsigned short *mdimem = (unsigned short *)MDI_MEM_ADDR;
unsigned short *MTR0 = (unsigned short *)MDI_MTR0;
volatile unsigned short *MRR0 = (unsigned short *)MDI_MRR0;
volatile unsigned short *MSR = (unsigned short *)MDI MSR;
/* prepare to download to the DSP */
/* write long message info in shared mem */
*mdimem++ = memory_write.request;
*mdimem++ = program_length;
                             /* %10: download to P memory */
*mdimem++ = (%10 << 14) + 4;
                             /* 4: data starts following
                                     this header information */
*mdimem++ = dsp_program_address;
/* write dsp program to MDI most significant part first */
for(i=0; iogram_length; i++)
      *mdimem++ = (unsigned short)(dsp_program[i]>>16);
      *mdimem++ = (unsigned short)dsp_program[i];
/* initiate this long message by writing to MTRO register */
                                    /* msb=0 -> long message */
                                    /* lsbs=0 -> offset = 0 */
/* wait for acknowledgement from DSP by polling the MRF0 bit in MSR */
while(MSR&MRF0==0)
/* read and test the short message memory_write.response*/
if(MRRO != $8001)
     exit(1);
                             /* DSP write error */
/* start the DSP application */
/* reset the mdi memory pointer to beginning of mdi */
*mdimem = (unsigned short *)MDI_MEM_ADDR;
/* write the long message header */
*mdimem++ = start_application.request;
*mdimem++ = dsp_program_address;
/* initiate the long message by writing to MTRO reg */
*MTR0 = 0;
                             /* msb=0 -> long message */
                             /* lsbs=0 -> offset = 0 */
```



A.3 Mode B: Shared Memory Boot

The shared memory boot mode can be used if all that is required is to fill the lower 0.5k DSP program RAM and begin execution at DSP program address P:\$0000. The MDI memory values are undefined at reset, so this boot mode requires a bit of MCU-DSP synchronization prior downloading the code. The first two 16-bit words in the shared MDI memory space are reserved for synchronization messages. to download DSP code in the boot mode, the MCU must take the following steps:

- 1. Download up to 511 DSP program words to the MDI memory starting at the third MDI memory location. Note that the most signification portion is stored first.
- 2. Write synchronization word 1 (\$1234) to MDI shared memory location 0.
- 3. Wait for the DSP to acknowledge this by writing confirmation word 1 (\$abcd) to MDI shared memory location 1.
- 4. Write synchronization word 2 (\$5678) to MDI shared memory location 0.
- 5. Wait for the DSP to acknowledge this by writing confirmation word 2 (\$cdef) to MDI shared memory location 1.
- 6. The DSP should now be reading the program from the MDI memory locations and jump to P:\$0000 after the last word has been read.

These steps are demonstrated in the pseudo-C program in Example A-2.

Mode B: Shared Memory Boot

Example A-2. Shared Memory Boot

```
unsigned short *mdimem = (unsigned short *)MDI_MEM_ADDR+2;
volatile unsigned short *mdimem0 = (unsigned short *)MDI MEM ADDR;
volatile unsigned short *mdimem1 = (unsigned short *)MDI_MEM_ADDR+1;
/* write 511 dsp program words starting at MDI memory offset 2 */
/* -- write msb portion first */
for(i=0; i<511; i++)
      *mdimem++ = (unsigned short)(dsp_program[i]>>16);
      *mdimem++ = (unsigned short)dsp_program[i];
/* write syn message 1 */
*mdimem0 = $1234;
/* wait for confirm message 1 */
while(*mdimem1 != $abcd)
      ;
/* write sync message 2 */
*mdimem0 = $5678;
/* wait for confirm message 2 */
while(*mdimem1 != $cdef)
      ï
```



A.4 Mode C: Messaging Unit Boot

The messaing unit memory boot mode can also be used if all that is required is to fill the lower 0.5k DSP program RAM and begin execution at DSP program address P:\$0000.

This mode uses the MDI messaging unit registers so there is no need for additional synchronization logic. In this mode, the MCU should write a maximum of 511 DSP program words, one at a time, to the two messaging unit registers. The most significant portion of each word should be written to MDI_R0 and the least significant portion to MDI_R1. The DSP reads MDI_R0 first, so the MCU should write MDI_R0 first. Also, the MCU should poll the transmit empty bits in the MDI status register to ensure that the DSP has read each register before a new value is written.

Example A-2 is pseudo-C program of a boot using the MDI messaging unit.

Example A-3. Messaging Unit Boot

```
unsigned short *mtr0 = (unsigned short *)MDI_MTR0;
unsigned short *mtr1 = (unsigned short *)MDI_MTR1;
volatile unsigned short *msr = (unsigned short *)MDI_MSR;

/* write 511 dsp program words starting at MDI memory offset 2 */
/* -- write msb portion first */
for(i=0; i<511; i++)
{
    while(*msr&MSR_MTE0==0)
        ;
    *mtr0 = (unsigned short)(dsp_program[i]>>16);
    while(*msr&MSR_MTE1 == 0)
        ;
    *mtr1 = (unsigned short)dsp_program[i];
}
```



A.5 Bootstrap Program

The following bootstrap source code is programmed into the DSP56654 at the factory. Use this listing to develop external ROM programming for DSP56654 applications.

Note:

When compiling source code, the correct X I/O equate and interrupt equate files (specified by ioequ.asm and intequ.asm) must be used. Listings for these files are provided in Appendix B.

```
DSP BOOT LOADER CODE FOR 56654
 Boot mode is determined from reading the STDA, STDB pins:
      STDA
            STDB
                  boot mode A, normal boot mode
       1
             1
       0
                  boot mode B, shared memory boot mode
                  boot mode C, messaging unit boot mode
       1
             0
                  reserved for SPS test modes
       0
             0
           section
                      BOOTSTRAP
; long message header
long_headerequ$4000
; message opcodes
mem_writequ$0001
mem_read
          equ$0002
mem_check equ$0003
start_app equ$0004
inval_opæqu$0004
; long read/write memory codes (bits 14,15)
                      $0000;800
mem_x
           equ
                      $4000;%01
           equ
mem_y
                      $8000;%10
mem_p
           equ
mem_invalidequ$C000
                      ;%11
; long memory check mem space codes (bits 13,14,15)
                      $8000
pram512
                              ;%100
           equ
; response messages
                      0
success
           equ
fail
              equ1
fail_inv_mem
               equ2
```



```
; short response messages
write_successequ(1<<15)+(success<<8)+mem_write
write fail
           equ(1<<15)+(fail<<8)+mem write
inval_long_msgequ$C000+inval_opc
inval_short_msqequ$C100+inval_opc
prot_B_sig_0equ$1234
prot_B_sig_lequ$5678
prot_B_conf_0equ$abcd
prot_B_conf_lequ$cdef
; bus switch
BPMRH
                     $FFF2; bus switch program memory register high
          equ
                     $FFF3; bus switch program memory register low
BPMRL
          equ
BPMRG
                     $FFF4; bus switch program memory register (24bits)
          equ
; MDI
MDI_baseequ $3800
                     ; base dp ram address
DRR0
                     $FF8F; dsp receive register 0
          equ
                     $FF8E; dsp receive register 1
DRR1
          equ
DTR0
                     $FF8D; dsp transmit register 0
          equ
                     $FF8C; dsp transmit register 1
DTR1
          equ
DSR
                     $FF8B; dsp status register
          equ
DCR
                     $FF8A; dsp control register
          equ
; DSR bits
DF0
                     0
                          ; DSR flag 0
          equ
                          ; DSR flag 1
DF1
          equ
                     1
DF2
          equ
                     2
                          ; DSR flag 2
                     12
                         ; DSR receive reg 1 full
DRF1
          equ
                     13
                         ; DSR receive reg 0 full
DRF0
          equ
                     14
                          ; DSR transmit reg 1 empty
DTE1
          equ
DTE0
                     15
                          ; DSR transmit reg 0 empty
          equ
; SAP/portA and BBP/portB
                     $FFBF; SAP GPIO control register
PCRA
          equ
                     $FFBE; SAP GPIO data direction register
PRRA
          equ
                     $FFBD; SAP GPIO data register
PDRA
          equ
                         ; used as port A gpio pin #5
STDA
          equ
                     $FFAF; BBP GPIO control register
PCRB
          equ
PRRB
                     $FFAE; BBP GPIO data direction register
          equ
PDRB
                     $FFAD; BBP GPIO data register
          equ
                         ; used as port B gpio pin #5
          equ
```

```
; Begining of code
                    *************
         P:$800
                  ; bootloader begins at start of ROM
    org
START
         ; configured SAP and BBP as gpio inputs
                  #<$80,r0
                  r0,x:PCRA; gpio, PEN bit set, others cleared
         movep
                  r0,x:PCRB; gpio, PEN bit set, others cleared
         movep
                  \#0,x0
         move
                  x0,x:PRRA; gpio inputs
         movep
                  x0,x:PRRB; gpio inputs
         movep
         nop
         ; STDA
               STDB
                  boot mode A, normal boot
           1
                1
           0
                1
                  boot mode B, shared memory boot
           1
                  boot mode C, messaging unit boot
           0
                  SPS modes
                  #STDA,x:PDRA,START_BOOT
         jset
                  #STDB,x:PDRB,START_BOOT
         iset
         ; else, continue with SPS code
; SPS MODES
   Approx 325 words of Program ROM are reserved for SPS test modes
    at this location
; code for SPS test modes resides here
; boot modes A, B, C
START BOOT
         ; if we got here, STDA or STDB must have been set
         jclr
                  #STDA,x:PDRA,START_BOOT_MODE_B
         jclr
                  #STDB,x:PDRB,START_BOOT_MODE_C
         ; else, both set, continue with BOOT_MODE_A
; BOOT MODE A "NORMAL" MODE
              ****************
START_BOOT_MODE_A
_wait
         iclr
                  #DRF0,x:DSR,_wait; wait till DRR0 is full
         ; read message from DRRO
                  x:DRR0,x0
         movep
         ; short or long message?
         jclr
                  #15,x0,long_message
```



```
; else it's a short message
           ; handle short messages
short_message
           ; there are currently no allowed short messages
           ; return an invalid message indication
                       #>inval_short_msg,x1
                       <invalid_message</pre>
           -jmp
           ; handle long messages
long_message
           ; retrieve long message opcode
           move
                      x0,a
                       #$03FF,a; save only lower 10 bits (offset)
           and
           add
                       #MDI_base,a; add MDI base address
           move
                      a1,r0
                      x:(r0)+,x0; x0=long message opcode
           move
           ; which long message is it?
                      x0,a
           move
           cmp
                       #mem_write,a
                       <memory_write</pre>
           jeq
                       #mem_read,a
           cmp
                       <memory_read</pre>
           jeg
           cmp
                       #start_app,a
           jeg
                       <start_application</pre>
                       #mem_check,a
           cmp
                       <memory_check</pre>
           jeq
           ; if it didn't match any of these, it's invalid long message
           move
                       #>inval_long_msg,x1
invalid_message
           ; return a invalid message indication
                       #DTEO,x:DSR,_wait1; don't clobber a previous message
wait1
           jclr
_wait2
           jclr
                       #DTE1,x:DSR,_wait2; don't clobber a previous message
                                 ; put invalid data in DTR1
           movep
                      x0,x:DTR1
                                  ; invalid_opcode.indication in DTR0
                      x1,x:DTR0
           movep
                       <START_BOOT_MODE_A; and return to start
           jmp
; start memory_write.request
memory_write
                       <download_from_mcore</pre>
           isr
                       <START BOOT MODE A
           -jmp
; download_from_mcore
   This subroutine is used to perform
```

```
memory downloads from the M.CORE to the DSP.
  Inputs:
    r0 -- points to MDI memory, 1 location
          past memory_write.request
 Registers Used:
                                     Χ
                                         Υ
           0
               С
                            С
                                     С
                        С
                                С
           1
                            С
               С
                        С
           2
                            С
           3
           4
           5
                                   c = changed
           6
           7
             xdef
                          download_from_mcore
download_from_mcore
             ; retrieve number of "words" to process
                          x:(r0)+,n0; n0=\#words
             ; retrieve memory space/MDI address
                          x:(r0)+,x0
             move
                          x0,a
            move
                          #$03FF,a; keep lower 10 bits
             and
             add
                          #MDI_base,a
            move
                          al,rl
                                       ; r1=MDI memory address
             ; retrieve DSP memory address
                          x:(r0),r0; r0=DSP memory address
             move
             ; which memory space?
             move
                          x0,a
             and
                          #$C000, a; keep only top 2 bits
             cmp
                          \#mem_x,a
             jeg
                          <mem_write_x</pre>
                          #mem_y,a
             cmp
             jeq
                          <mem_write_y</pre>
             cmp
                          #mem_p,a
                          <mem_write_p</pre>
             jeg
             ; if it didn't match, it's invalid
                          #write_fail,b0
             move
             jmp
                          <mem_write_return</pre>
mem_write_x
             do
                          n0,_end
                          x:(r1)+,x0
             move
                          x0,x:(r0)+
             move
_end
                          <mem_write_success</pre>
             jmp
mem_write_y
```



```
do
                    n0,_end
                    x:(r1)+,x0
          move
          move
                    x0,y:(r0)+
_end
          jmp
                     <mem_write_success</pre>
mem_write_p
          move
                     (r1)+
                                 ; point to low word first
                     #3,n1
          move
          do
                    n0,_end
                    x:(r1)-,x:BPMRL
                                     ; read data in big-endian
          movep
                    x:(r1)+n1,x:BPMRH; format. This looks odd,
          movep
                                     ; but it's faster and more
                    x:<<BPMRG,p:(r0)+
          movep
                                     efficient
          nop
end
          ; continue with mem_write_success
mem_write_success
          ; return memory_write.confirm short message with SUCCESS
                     #write_success,b0
mem_write_return
          ; return memory_write.confirm short message with FAIL
                     #DTEO,x:DSR,_wait; make sure DTRO is not full
_wait
          jclr
                    b0,x:DTR0
          movep
          rts
; end of memory_write.request
; start memory_read.request
memory_read
          isr
                     <upload_to_mcore
                     <START_BOOT_MODE_A
          -jmp
; upload_to_mcore
   This subroutine is used to perform
   memory uploads from the DSP to the M.CORE.
 Inputs:
   r0 -- points to MDI memory, 1 location
        past memory_read.request
 Registers Used:
                                 Υ
            R
               M
                   N
                      Α
        0
            С
                      С
        1
            С
                   С
                      С
                          С
                      С
```

```
3
           4
          5
                                  c = changed
           6
           7
            xdef
                         upload to mcore
upload_to_mcore
             ; retrieve number of "words" to process
            move
                         x:(r0)+,n0; n0=\#words
            ; retrieve memory space/MDI address
                         x:(r0)+,x0
            move
                         x0,a
            move
                         #$03FF,a; keep lower 10 bits
            and
                                      ; save MDI offset to n1
            move
                         al,nl
            add
                         #MDI_base,a
                         al,rl
            move
                                      ; rl=MDI memory address
            ; retrieve DSP memory address
                         x:(r0),r0; r0=DSP memory address
            ; write 1st header word
                         #mem read,b0
            move
                         b0,x:(r1)+; memory_read.indication-long
            move
             ; which memory space?
                         x0,a
            move
                         #$C000, a; keep only top 2 bits
            and
                         #mem_invalid,a
            cmp
            jeg
                         <mem_read_fail</pre>
            ; if it gets here, it's a valid memory space
            ; write (successful) MDI header info
                         #success, b0
            move
                         b0,x:(r1)+; return code (success | fail)
            move
                         n0,x:(r1)+; \# words
            move
            move
                         x0,b
                                      ; old memory space & MDI address
                         #5,b
                                      ; new MDI address is offset by 5
            add
                         b1,x:(r1)+; memory space & MDI address
            move
                         r0,x:(r1)+; DSP source address
            move
            cmp
                         \#mem_x,a
            jeg
                         <mem_read_x</pre>
                         \#mem_y,a
            cmp
                         <mem_read_y</pre>
            jeg
             ; only option left is mem_read_p
                         <mem_read_p</pre>
            jmp
mem_read_x
            do
                         n0,_loop
            move
                         x:(r0)+,x0
                         x0,x:(r1)+
            move
_{\rm loop}
            jmp
                         <mem_read_return</pre>
```



```
mem_read_y
           do
                      n0,_loop
                      y:(r0)+,x0
           move
                      x0,x:(r1)+
           move
_loop
           jmp
                      <mem_read_return</pre>
mem_read_p
                      n0,_loop
           do
                      p:(r0)+,x:<<BPMRG
           movep
                      x:BPMRH,x:(r1)+; store p data in
           movep
                      x:BPMRL, x:(r1)+; big-endian format
           movep
_loop
                      <mem_read_return</pre>
           jmp
mem_read_fail
             write (unsuccessful) MDI header info
                      #fail,b0
           move
                      b0,x:(r1)+; return code (fail)
           move
mem_read_return
           ; form long message return (same for both success and failure)
                      n1,a
                                  ; MDI address for long
           move
                      #long header,a
           or
                      #DTEO,x:DSR,_wait; don't clobber a previous message
_wait
           iclr
           movep
                      al,x:DTR0
           rts
; end of memory_read.request
; start "512pram" memory_check.request
memory_check
           ; retrieve memory_type and address
                      x:(r0),x1
           move
                      x1,a1
           move
           and
                      #$03FF,a; save only lower 10 bits (offset)
                      al,nl
                                 ; save offset, needed for return
           move
                      #MDI_base,a; add MDI base address
           add
                                  ; return mdi address
                      al,rl
           move
                      #mem_check,b0; write memory_check.confirm
           move
                      b0,x:(r1)+;
                                     as header
           move
           move
                      x1,a
                      #$e000,a; keep top 3 bits
           and
                      #pram512,a
           cmp
                      check
           jeq
           ; else, it's not a valid memory space
                      #fail_inv_mem,b0; return code - fail invalid memory
           move
```

```
move
                        b0,x:(r1)
                        <mem_check_return</pre>
            jmp
            ;
              "check 512 word p-ram space"
pram_check
            move
                    #PATTERNS,r3
                                     ; r3 points to p: test patterns
                        #NUM_PATTERNS/4,_loop_o
            do
            ; up(wB)
                    p:(r3)+,n4; get BackGround Pattern (high word)
            movem
                    p:(r3)+,n3; get BackGround Pattern (low word)
            movem
                        n4,x:BPMRH
            movep
            movep
                        n3,x:BPMRL
                                     ; r0 points to start of Memory
            move
                    #0,r0
                                     ; fill Memory with BG Pattern: up(wB)
            rep
                    #512
                        x:BPMRG,p:(r0)+
            movep
            ; up(rB,wD,rD)
            clr
                        а
            clr
                        b
                        #0,r0
            move
                    p:(r3)+,n6; get Data Pattern (high word)
            movem
                    p:(r3)+,n5; get Data Pattern (low word)
            movem
                        n6,x:BPMRH
            movep
            movep
                        n5,x:BPMRL
            do
                        #512,_loop_i ; test all locations
                                      ; BG Pattern value to A
            move
                        n3,a0
                        n4,a1
            move
                        p:(r0),x:BPMRG; read BackGround Pattern -> BPMRG
            movep
                                     ; change gdb ????
ï
            move
                        #$ABCD,n2
                        x:BPMRL,b0
            movep
                        x:BPMRH,b1
            movep
                                           ; was the Memory data as expected???
            cmp
                        a,b
            nop
            brkne
                        n5,x:BPMRL
                                    ; restore low byte of DATA from n5
            movep
                                    ; restore high byte of DATA from n6
                        n6,x:BPMRH
            movep
            nop
            movep
                        x:BPMRG,p:(r0)
                                             ; write Data to Memory
                        #$ABCD,n2
                                     ; change gdb
            move
            movep
                        p:(r0),x:BPMRG; read Data Pattern -> BPMRG
                        x:BPMRL,b0
                                    ; read Data Pattern -> B
            movep
                        x:BPMRH,b1
            movep
                        n5,a0
                                       ; restore low byte of DATA from n5
            move
                        n6,al
                                       ; restore high byte of DATA from n6
            move
                        a,b
                                           ; was the Memory data as expected???
            cmp
```



```
nop
         brkne
         move
                   (r0)+
         nop
         nop
_loop_i
         brkne
         nop
         nop
         nop
_loop_o
                   #success,r2
         move
                   #fail,r4
         move
                   r4,r2
         tne
                   r2,x:(r1)+
                             ; write success/fail
         move
                   r0,x:(r1)+
                            ; write address
         move
mem_check_return
         ; form long message return (same for both success and failure)
                   n1,a
                              i n1 = offset
         move
         or
                   #long_header,a
_wait
         jclr
                   #DTEO,x:DSR,_wait; don't clobber a previous message
         movep
                   al,x:DTR0
         jmp
                   <START_BOOT_MODE_A
         ; the following patterns are used by boot mode A mem_check.request
         BADDR
                   M,8; place on modulo boundary for burnin mode
PATTERNS
         dc
                   $0055; background pattern high word
                          ; background pattern low word
         dc
                   $5555
         dc
                   $00AA; data pattern high word
         dc
                   $AAAA; data pattern low word
         dc
                   $00CC; background pattern high word
                   $CCCC
                          ; background pattern low word
         dc
         dc
                   $0033; data pattern high word
                   $3333; data pattern low word
         dc
NUM_PATTERNSequ*-PATTERNS
; end of memory_check.request
; start start_application.request
start_application
         move
                   x:(r0),r0
         jmp
                   r0
; BOOT MODE B Shared memory Mode
```

Semiconductor, Inc.

Freescale Semiconductor, Inc.

```
START_BOOT_MODE_B
                     #MDI_base,r0
          move
          ; look for protocol_B_signature_0
_wait0
          move
                     x:(r0),a
                     #>prot_B_sig_0,a
          cmp
          jne
                     <_wait0
          ; reply with protocol_B_confirm_0
                     #>prot_B_conf_0,x0
          move
                     x0,x:(r0+1)
          move
          ; look for protocol_B_signature_1
wait1
                     x:(r0),a
          move
          cmp
                     #prot_B_sig_1,a
          jne
                     <_wait1
          ; reply with protocol_B_confirm_1
                     #prot_B_conf_1,x0
          move
                     x0,x:(r0+1)
          move
          ; okay, do the download
                     #0,r1
                                ; start of p: memory to download
          move
          lea
                     (r0+3),r0; MDI_base+3
                     #3,n0
          move
                     #511,_end
          do
          movep
                     x:(r0)-,x:BPMRL
                                       ; read data in
                     x:(r0)+n0,x:BPMRH
                                            big-endian format
          movep
          movep
                     x:<<BPMRG,p:(r1)+
          nop
_end
          jmp
                     <0
; BOOT MODE C Message Unit Mode
START_BOOT_MODE_C
                     #0,r0
          move
          do
                     #511,_loop
_wait0
                     #DRF0,x:DSR,_wait0; wait till DRR0 is full
          jclr
          movep
                     x:DRR0,a1
wait1
          jclr
                     #DRF1,x:DSR,_wait1; wait till DRR1 is full
                     x:DRR1,a0
          movep
                     a0,x:<<BPMRL
          movep
                     a1,x:<<BPMRH
          movep
          nop
                     x:<<BPMRG,p:(r0)+; write to pram512
          movep
          nop
_{loop}
                     <0
          jmp
          endsec
          end
```





Appendix B Equates and Header Files

This appendix provides the equates for both the MCU and DSP in the DSP56654, as well as a C include file for the MCU. If code for external bootstrap loading is developed, a file containing this listing called ioequ.asm should be included in the bootstrap executable.

B.1 MCU Equates

```
//
//DSP56654 M.CORE Assembly equates
//Revision History:
// 1.0: june 8, 1999 - initial version from 56651/56652 file
//16kb on-chip rom
    .equ mcu rom base address,
                                 0x00000000
                                 0x00004000
    .equ mcu_rom_size,
//2kb on-chip ram
    .equ mcu ram base address,
                                 0x00100000
                                 0x00000800
    .equ mcu_ram_size,
//peripheral space
    .equ mcu_peripherals_base_address,
                                 0x00200000
//0x00300000 through 0x3fffffff is reserved
//external memory
    .equ cs0 base address,0x40000000
    .equ csl_base_address,0x41000000
    .equ cs2 base address,0x42000000
    .equ cs3 base address,0x43000000
    .equ cs4_base_address,0x44000000
    .equ cs5 base address,0x45000000
//0x46000000 through 0xffffffff is reserved
//MCU-DSP Interface (MDI) equates
//general definitions
```



```
mdi registers base address, 0x00202ff0
           mdi memory base address,
//registers of the messaging unit
           mdi mcvr,
                       0x2 //MCU-side Command Vector Register
      .equ
      .equ mdi_mcr,
                       0x4
                            //MCU-side Control Register
                       0x6 //MCU-side Status Register
      .equ mdi_msr,
                       0x8 //MCU-side Transmit Register 1
      .equ mdi_mtr1,
                       0xa //MCU-side Transmit Register 0
      .equ mdi_mtr0,
                       0xc //MCU-side Recieve Register 1
      .equ mdi_mrr1,
      .equ mdi mrr0,
                       0xe //MCU-side Receive Register 0
//bits of the MCU-side Command Vector register (MCVR)
                            0x0
      .equ mdi_mcvr_mnmi,
                                    //MCU-command Non-Maskable Interrupt
           mdi_mcvr_mc,
                                    //MCU-Command active bit
      .equ
                            8x0
//bits of the MCU-side Control Register (MCR)
      .equ mdi_mcr_mdf0,0x0 //MCU to DSP Flag 0
      .equ mdi_mcr_mdf1,0x1 //MCU to DSP Flag 1
      .equ mdi_mcr_mdf2,0x2 //MCU to DSP Flag 2
     .equ mdi mcr mdir,0x6 //MDI software Reset
     .equ mdi_mcr_dhr, 0x7 //DSP Hardware Reset
     .equ mdi_mcr_mgie1,0xa //MCU General Interrupt 0 enable
          mdi_mcr_mgie0,0xb //MCU General Interrupt 1 enable
     .equ
          mdi_mcr_mtie1,0xc //MCU transmit Interrupt 1 enable
      .equ
           mdi_mcr_mtie0,0xd //MCU transmit Interrupt 0 enable
     .equ
           mdi_mcr_mrie1,0xe //MCU Receive Interrupt 1 enable
      .equ
           mdi_mcr_mrie0,0xf //MCU Receive Interrupt 0 enable
      .equ
//bits of the MCU-side Status Register (MSR)
           mdi_msr_mf0, 0x0
                            //MCU-side Flag 0
      .equ mdi_msr_mf1, 0x1
                            //MCU-side Flag 1
                           //MCU-side Flag 2
      .equ
          mdi_msr_mf2, 0x2
          mdi_msr_mep, 0x4 //MCU-side Event Pending
     .equ
           mdi_msr_dpm, 0x5
                           //DSP power mode
      .equ
           mdi_msr_msmp,0x6
                           //MCU Shared Memory access pending
      .equ
           mdi_msr_drs, 0x7
                           //DSP Reset State
      .equ
           mdi msr dws, 0x8 //DSP Wake from Stop
      .equ
          mdi_msr_mtir,0x9
                            //MCU L1Timer wake DSP from stop & Interrupt Request
      .equ
      .equ mdi_msr_mgip1,0xa //MCU General Interrupt 1 pending
      .equ mdi_msr_mgip0,0xb //MCU General Interrupt 0 pending
          mdi_msr_mte1,0xc //MCU transmit register 1 empty
      .equ
          mdi_msr_mte0,0xd //MCU transmit register 0 empty
      .equ
           mdi msr mrf1,0xe //MCU Receive register 1 full
      .equ
           mdi_msr_mrf0,0xf //MCU Receive register 0 full
      .equ
//Protocol timer (prot) equates
//general definitions
      .equ prot_memory_base_address,0x00203000
      .equ prot_programable_registers_base_address,0x00203800
```



```
prot_testmode_registers_base_address,0x00203c00
//programable registers of the L1 timer
      .equ prot_tctr,
                         0x0 //Timer control register
                              //timer interrupt enable register
            prot_tier,
                         0x2
      .equ
                              //timer status register
      .equ
            prot_tstr,
                         0x4
                         0хб
                              //timer event register (another status register)
      .equ
            prot_tevr,
      .equ prot_tipr,
                         8x0
                              //time interval prescaler.
                         Oxa //Channel time interval counter
      .equ prot_ctic,
      .equ prot_ctipr, 0xc //Channel time interval preload register
                         Oxe //Channel frames counter
      .equ prot_cfc,
                         0x10 //Channel frames preload register
      .equ prot_cfpr,
                         0x12 //Reference slot counter
      .equ prot_rsc,
                         0x14 //Reference slot preload register
      .equ prot_rspr,
      .equ prot_pdpar, 0x16 //Port D functionalty register
                         0x18 //Port D directivityregister
            prot_pddr,
      .equ
            prot_pddat, Oxla //Port D data Register
      .equ
            prot_ftptr, Oxlc //Frame tables pointers
      .equ
            prot_rtptr, 0xle //Macro tables pointers
      .equ
                        0x20 //Frame tables base address register
      .equ prot_ftbar,
      .equ prot_rtbar, 0x22 //Macro tables base address register
      .equ prot_dtptr, 0x24 //Delay tables pointers.
            prot_rspcr, 0x26 //Reference slot preload counter register
//bits of the Timer Control Register (TCTR)
      .equ prot_tctr_te,
                              0x0
                                      //timer enable bit.
                                      //timer immidiate enable bit.
      .equ prot_tctr_time,
                              0x1
            prot_tctr_mter,
                              0x2
                                      //macro termination bit
      .equ
                                      //Timer doze disable.
            prot_tctr_tdzd,
      .equ
                              0x3
      .equ prot_tctr_spbp,
                              0x4
                                      //slot prescaler by-pass bit
                                      //halt request bit
      .equ prot_tctr_hltr,
                              0x5
      .equ prot_tctr_cmgt,
                              0x6
                                      //compare/greater than equal
                              0x8
                                      //cfc counter enable bit
      .equ prot_tctr_cfce,
                              0x9
                                      //rsc counter enable bit
      .equ prot_tctr_rsce,
//bits of the Timer Interrupt Enable Register (TIER)
      .equ prot_tier_cfie,
                              0x0
                                      //channel frame interrupt enable bit
                                      //channel frame number interrupt enable bit
      .equ prot_tier_cfnie , 0x1
                                      //reference slot number interrupt enable bit
      .equ prot_tier_rsnie , 0x2
            prot_tier_mcie0 , 0x4
                                      //MCU interrupt 0 enable bit
      .equ
                                      //MCU interrupt 1 enable bit
      .equ
            prot_tier_mciel , 0x5
      .equ prot_tier_mcie2 , 0x6
                                      //MCU interrupt 2 enable bit
                              0x9
                                      //DSP interrupt enable bit
      .equ prot_tier_dsie,
      .equ prot_tier_dvie,
                              0xa
                                      //DSP vector interrupt enable bit
      .equ prot_tier_thie,
                              dx0
                                      //Timer haltinterrupt enable bit
      .equ prot_tier_terie , 0xc
                                      //Timer errorinterrupt enable bit
//bits of the Timer Status Register (TSTR)
      .equ prot_tstr_cfi,
                              0x0
                                      //channel frame interrupt bit
      .equ prot_tstr_cfni,
                              0x1
                                      //channel frame number interrupt bit
      .equ prot_tstr_rsni,
                              0x2
                                      //reference slot number interrupt bit
      .equ prot_tstr_mcui0 , 0x4
                                      //MCU interrupt 0 bit
      .equ prot_tstr_mcuil , 0x5
                                      //MCU interrupt 1 bit
                                      //MCU interrupt 2 bit
      .equ prot_tstr_mcui2 , 0x6
      .equ prot_tstr_dspi,
                              0x9
                                      //DSP interrupt bit
                                      //DSP vector interrupt bit
      .equ prot_tstr_dvi,
                              0xa
```



MCU Equates

```
rreescale Semiconductor, in
```

```
prot tstr ths,
                               dx0
                                       //Timer halt state bit
      .equ
                                       //end of frame error
            prot_tstr_eofe,
                               0xc
      .equ
                                       //macro being used error
            prot_tstr_mbue,
                               0xd
      .equ
                                       //pin contention error
            prot_tstr_pce,
                               0xe
      .equ
//bits of the Timer EventRegister (TEVR)
                                       //active table indicator bit
      .equ prot_tevr_act,
                               0x0
                               0x1
                                       //active Rx macro indicator bit
      .equ
           prot_tevr_rxma,
                               0x2
                                       //active Tx macro indicator bit
      .equ
           prot_tevr_txma,
                               0x3
                                       //timer halt in progress indicator bit
      .equ prot_tevr_thip,
//bits of the Time Interval Preload Register (TIPR)
      .equ prot_tipr_tipv_0, 0x0
                                       //Time interval prescale value-bit 0
            prot_tipr_tipv_1, 0x1
                                       //Time interval prescale value-bit 1
            prot_tipr_tipv_2, 0x2
                                       //Time interval prescale value-bit 2
      .equ
            prot_tipr_tipv_3, 0x3
                                       //Time interval prescale value-bit 3
      .equ
            prot_tipr_tipv_4, 0x4
                                       //Time interval prescale value-bit 4
      .equ
            prot_tipr_tipv_5, 0x5
                                       //Time interval prescale value-bit 5
      .equ
           prot_tipr_tipv_6, 0x6
                                       //Time interval prescale value-bit 6
      .equ
      .equ
           prot_tipr_tipv_7, 0x7
                                       //Time interval prescale value-bit 7
      .equ
            prot tipr tipv 8, 0x8
                                       //Time interval prescale value-bit 8
//bits of theChannel Time Interval Counter (CTIC)
      .equ prot_ctic_ctiv_0, 0x0
                                         //Channel time interval value-bit 0
            prot_ctic_ctiv_1, 0x1
                                         //Channel time interval value-bit 1
      .equ
            prot_ctic_ctiv_2, 0x2
                                         //Channel time interval value-bit 2
      .equ
                                         //Channel time interval value-bit 3
            prot_ctic_ctiv_3, 0x3
      .equ
            prot_ctic_ctiv_4, 0x4
                                         //Channel time interval value-bit 4
      .equ
                                         //Channel time interval value-bit 5
           prot_ctic_ctiv_5, 0x5
      .equ
           prot_ctic_ctiv_6, 0x6
                                         //Channel time interval value-bit 6
      .equ
           prot_ctic_ctiv_7, 0x7
                                         //Channel time interval value-bit 7
      .equ
           prot_ctic_ctiv_8, 0x8
                                         //Channel time interval value-bit 8
      .equ
           prot ctic ctiv 9, 0x9
                                         //Channel time interval value-bit 9
      .equ
      .equ
           prot_ctic_ctiv_10,0xa
                                         //Channel time interval value-bit 10
                                         //Channel time interval value-bit 11
      .equ
            prot_ctic_ctiv_11,0xb
            prot_ctic_ctiv_12,0xc
                                         //Channel time interval value-bit 12
      .equ
            prot_ctic_ctiv_13,0xd
                                         //Channel time interval value-bit 13
      .equ
//bits of the Channel Time Interval Preload Register (CTIPR)
            prot_ctipr_ctipv_0, 0x0 //Channel time intervals preload value-bit 0
            prot_ctipr_ctipv_1, 0x1 //Channel time intervals preload value-bit 1
      .equ
            prot_ctipr_ctipv_2, 0x2 //Channel time intervals preload value-bit 2
      .equ
            prot_ctipr_ctipv_3, 0x3 //Channel time intervals preload value-bit 3
            prot_ctipr_ctipv_4, 0x4 //Channel time intervals preload value-bit 4
      .equ
            prot_ctipr_ctipv_5, 0x5 //Channel time intervals preload value-bit 5
      .equ
      .equ
            prot_ctipr_ctipv_6, 0x6 //Channel time intervals preload value-bit 6
            prot_ctipr_ctipv_7, 0x7 //Channel time intervals preload value-bit 7
      .equ
            prot_ctipr_ctipv_8, 0x8 //Channel time intervals preload value-bit 8
      .equ
            prot_ctipr_ctipv_9, 0x9 //Channel time intervals preload value-bit 9
            prot ctipr ctipv 10,0xa //Channel time intervals preload value-bit 10
      .equ
            prot_ctipr_ctipv_11,0xb //Channel time intervals preload value-bit 11
      .equ
            prot_ctipr_ctipv_12,0xc //Channel time intervals preload value-bit 12
            prot_ctipr_ctipv_13,0xd //Channel time intervals preload value-bit 13
```



```
//bits of the Channel Frame Counter (CFC)
      .equ prot_cfc_cfcv_0,
                                       //Channel frame count value-bit 0
                               0x0
            prot_cfc_cfcv_1,
                                       //Channel frame count value-bit 1
      .equ
                               0x1
            prot_cfc_cfcv_2,
                               0x2
                                       //Channel frame count value-bit 2
      .equ
            prot cfc cfcv 3,
                               0x3
                                       //Channel frame count value-bit 3
      .equ
      .equ
            prot_cfc_cfcv_4,
                               0x4
                                       //Channel frame count value-bit 4
                                       //Channel frame count value-bit 5
      .equ
            prot_cfc_cfcv_5,
                               0x5
                               0хб
                                       //Channel frame count value-bit 6
      .equ
           prot_cfc_cfcv_6,
                               0x7
                                       //Channel frame count value-bit 7
      .equ
            prot_cfc_cfcv_7,
                                       //Channel frame count value-bit 8
           prot_cfc_cfcv_8,
                               8x0
//bits of the Channel Frame Preload Register (CFPR)
      .equ prot_cfpr_cfpv_0, 0x0
                                       //Channel frame preload value- bit 1
            prot_cfpr_cfpv_1, 0x1
                                       //Channel frame preload value- bit 2
      .equ
            prot_cfpr_cfpv_2, 0x2
                                       //Channel frame preload value- bit 3
      .equ
            prot_cfpr_cfpv_3, 0x3
                                       //Channel frame preload value- bit 4
            prot_cfpr_cfpv_4, 0x4
                                       //Channel frame preload value- bit 5
      .equ
            prot_cfpr_cfpv_5, 0x5
                                       //Channel frame preload value- bit 6
      .equ
            prot_cfpr_cfpv_6, 0x6
                                       //Channel frame preload value- bit 7
      .equ
            prot_cfpr_cfpv_7, 0x7
                                       //Channel frame preload value- bit 8
      .equ
            prot_cfpr_cfpv_8, 0x8
                                       //Channel frame preload value- bit 9
      .equ
//bits of the Reference Slot Counter (RSC)
                                       //Reference Slot count value-bit 0
      .equ prot_rsc_rscv_0,
                                       //Reference Slot count value-bit 1
      .equ prot_rsc_rscv_1,
                               0x1
                                       //Reference Slot count value-bit 2
            prot_rsc_rscv_2,
                               0x2
      .equ
                                       //Reference Slot count value-bit 3
            prot_rsc_rscv_3,
                               0x3
      .equ
                                       //Reference Slot count value-bit 4
            prot_rsc_rscv_4,
      .equ
                               0x4
                                       //Reference Slot count value-bit 5
            prot rsc rscv 5,
                               0x5
      .equ
                                       //Reference Slot count value-bit 6
      .equ
            prot_rsc_rscv_6,
                               0хб
      .equ prot_rsc_rscv_7,
                                       //Reference Slot count value-bit 7
                               0x7
                                       //Reference Slot count value-bit 8
      .equ prot_rsc_rscv_8,
                               0x8
//bits of the Reference Slot Preload Register (RSPR)
      .equ prot rspr rspv 0, 0x0
                                       //Reference Slot preload value -bit 0
      .equ prot_rspr_rspv_1, 0x1
                                       //Reference Slot preload value -bit 1
                                       //Reference Slot preload value -bit 2
      .equ prot_rspr_rspv_2, 0x2
                                       //Reference Slot preload value -bit 3
      .equ
            prot_rspr_rspv_3, 0x3
            prot_rspr_rspv_4, 0x4
                                       //Reference Slot preload value -bit 4
      .equ
                                       //Reference Slot preload value -bit 5
            prot_rspr_rspv_5, 0x5
      .equ
            prot_rspr_rspv_6, 0x6
                                       //Reference Slot preload value -bit 6
      .equ
                                       //Reference Slot preload value -bit 7
      .equ
            prot_rspr_rspv_7, 0x7
      .equ
                                       //Reference Slot preload value -bit 8
            prot_rspr_rspv_8, 0x8
//bits of the Port D Pin Assignment Register (PDPAR)
            prot_pdpar_pdgpc_0,0x0
                                       //Select the functionalty of pin 0 in port D
            prot_pdpar_pdgpc_1,0x1
                                       //Select the functionalty of pin 1 in port D
            prot_pdpar_pdgpc_2,0x2
                                       //Select the functionalty of pin 2 in port D
      .equ
            prot_pdpar_pdgpc_3,0x3
                                       //Select the functionalty of pin 3 in port D
      .equ
            prot_pdpar_pdgpc_4,0x4
                                       //Select the functionalty of pin 4 in port D
      .equ
            prot_pdpar_pdgpc_5,0x5
                                       //Select the functionalty of pin 5 in port D
      .equ
                                       //Select the functionalty of pin 6 in port D
            prot_pdpar_pdgpc_6,0x6
            prot_pdpar_pdgpc_7,0x7
      .equ
                                       //Select the functionalty of pin 7 in port D
            prot_pdpar_pdgpc_8,0x8
                                       //Select the functionalty of pin 8 in port D
      .equ
      .equ prot_pdpar_pdgpc_9,0x9
                                       //Select the functionalty of pin 9 in port D
                                       //Select the functionalty of pin a in port D
      .equ prot_pdpar_pdgpc_a,0xa
```



```
MCU Equates
```

```
prot pdpar pdqpc b, 0xb
                                       //Select the functionalty of pin b in port D
                                       //Select the functionalty of pin c in port D
            prot_pdpar_pdgpc_c, 0xc
      .equ
                                       //Select the functionalty of pin d in port D
            prot_pdpar_pdgpc_d, 0xd
      .equ
                                       //Select the functionalty of pin e in port D
            prot_pdpar_pdgpc_e, 0xe
      .equ
            prot_pdpar_pdgpc_f, 0xf
                                       //Select the functionalty of pin f in port D
      .equ
//bits of the Port D Direction Register Register (PDDR)
            prot_pddr_pddr_0, 0x0
                                       //Select the directivity of pin 0 in port D
      .equ
            prot_pddr_pddr_1, 0x1
                                       //Select the directivity of pin 1 in port D
            prot_pddr_pddr_2, 0x2
                                       //Select the directivity of pin 2 in port D
      .equ
                                       //Select the directivity of pin 3 in port D
            prot_pddr_pddr_3, 0x3
      .equ
           prot_pddr_pddr_4, 0x4
                                       //Select the directivity of pin 4 in port D
           prot pddr pddr 5, 0x5
                                       //Select the directivity of pin 5 in port D
      .equ
           prot_pddr_pddr_6, 0x6
                                       //Select the directivity of pin 6 in port D
      .equ
           prot_pddr_pddr_7, 0x7
                                       //Select the directivity of pin 7 in port D
      .equ
            prot_pddr_pddr_8, 0x8
                                       //Select the directivity of pin 8 in port D
      .equ
            prot_pddr_pddr_9, 0x9
                                       //Select the directivity of pin 9 in port D
      .equ
            prot_pddr_pddr_a, 0xa
                                       //Select the directivity of pin a in port D
      .equ
            prot pddr pddr b, 0xb
                                       //Select the directivity of pin b in port D
      .equ
            prot_pddr_pddr_c, 0xc
                                       //Select the directivity of pin c in port D
      .equ
            prot_pddr_pddr_d, 0xd
                                       //Select the directivity of pin d in port D
      .equ
            prot_pddr_pddr_e, 0xe
                                       //Select the directivity of pin e in port D
      .equ
            prot_pddr_pddr_f, 0xf
                                       //Select the directivity of pin f in port D
      .equ
//bits of the Port D Data Register (PDDAT)
      .equ prot_pddat_pddat 0, 0x0
                                       //Port D Data-pin 0
      .equ prot_pddat_pddat_1, 0x1
                                       //Port D Data- pin 1
            prot_pddat_pddat_2, 0x2
                                       //Port D Data- pin 2
      .equ
            prot_pddat_pddat_3, 0x3
                                       //Port D Data- pin 3
      .equ
            prot_pddat_pddat_4, 0x4
                                       //Port D Data- pin 4
      .equ
            prot pddat pddat 5, 0x5
                                       //Port D Data- pin 5
      .equ
            prot_pddat_pddat_6, 0x6
                                       //Port D Data- pin 6
      .equ
            prot_pddat_pddat_7, 0x7
                                       //Port D Data- pin 7
      .equ
            prot_pddat_pddat_8, 0x8
                                       //Port D Data- pin 8
      .equ
            prot_pddat_pddat_9, 0x9
                                       //Port D Data- pin 9
      .equ
            prot_pddat_pddat_a, 0xa
                                       //Port D Data- pin a
      .equ
            prot pddat pddat b, 0xb
                                       //Port D Data-pin b
      .equ
            prot_pddat_pddat_c, 0xc
                                       //Port D Data- pin c
      .equ
      .equ
            prot_pddat_pddat_d, 0xd
                                       //Port D Data- pin d
            prot_pddat_pddat_e, 0xe
      .equ
                                       //Port D Data- pin e
            prot_pddat_pddat_f, 0xf
                                       //Port D Data- pin f
      .equ
//bits of the Frame Table Pointer (FTPTR)
      .equ prot_ftptr_ftptr_0,0x0
                                       //Frame table pointer-bit0
                                       //Frame table pointer-bit1
            prot_ftptr_ftptr_1,0x1
      .equ
                                       //Frame table pointer-bit2
            prot_ftptr_ftptr_2,0x2
      .equ
                                       //Frame table pointer-bit3
           prot_ftptr_ftptr_3,0x3
           prot ftptr ftptr 4,0x4
                                       //Frame table pointer-bit4
      .equ
                                       //Frame table pointer-bit5
      .equ prot_ftptr_ftptr_5,0x5
           prot_ftptr_ftptr_6,0x6
                                       //Frame table pointer-bit6
      .equ
//bits of the Receive/Transmit macro Table Pointer (RTPTR)
      .equ prot rtptr rxptr 0,0x0
                                       //Receive macro pointer-bit 0
            prot_rtptr_rxptr_1,0x1
                                       //Receive macro pointer-bit 1
      .equ
      .equ prot_rtptr_rxptr_2,0x2
                                       //Receive macro pointer-bit 2
      .equ prot_rtptr_rxptr_3,0x3
                                       //Receive macro pointer-bit 3
```



```
//Receive macro pointer-bit 4
      .equ
             prot rtptr rxptr 4,0x4
                                        //Receive macro pointer-bit 5
            prot_rtptr_rxptr_5,0x5
      .equ
             prot_rtptr_rxptr_6,0x6
                                        //Receive macro pointer-bit 6
      .equ
             prot_rtptr_txptr_0,0x8
                                        //Transmit macro pointer-bit 0
      .equ
             prot_rtptr_txptr_1,0x9
                                        //Transmit macro pointer-bit 1
             prot_rtptr_txptr_2,0xa
                                        //Transmit macro pointer-bit 2
      .equ
      .equ
             prot_rtptr_txptr_3,0xb
                                        //Transmit macro pointer-bit 3
      .equ
             prot_rtptr_txptr_4,0xc
                                        //Transmit macro pointer-bit 4
                                        //Transmit macro pointer-bit 5
      .equ
             prot_rtptr_txptr_5,0xd
                                        //Transmit macro pointer-bit 6
      .equ
             prot_rtptr_txptr_6,0xe
//bits of the Frame Table Base Address Register (FTBAR)
      .equ prot ftbar ftba0 0,0x0
                                        //Frame table 0 base address-bit 0
             prot_ftbar_ftba0_1,0x1
                                        //Frame table 0 base address-bit 1
             prot_ftbar_ftba0_2,0x2
                                        //Frame table 0 base address-bit 2
      .equ
             prot_ftbar_ftba0_3,0x3
                                        //Frame table 0 base address-bit 3
      .equ
             prot ftbar ftba0 4,0x4
                                        //Frame table 0 base address-bit 4
      .equ
             prot_ftbar_ftba0_5,0x5
                                        //Frame table 0 base address-bit 5
      .equ
             prot_ftbar_ftba0_6,0x6
                                        //Frame table 0 base address-bit 6
      .equ
             prot_ftbar_ftba1_0,0x8
                                        //Frame table 1 base address-bit 0
      .equ
                                        //Frame table 1 base address-bit 1
      .equ
             prot_ftbar_ftba1_1,0x9
      .equ
             prot ftbar ftbal 2,0xa
                                        //Frame table 1 base address-bit 2
             prot_ftbar_ftbal_3,0xb
                                        //Frame table 1 base address-bit 3
      .equ
                                        //Frame table 1 base address-bit 4
             prot_ftbar_ftba1_4,0xc
      .equ
             prot_ftbar_ftba1_5,0xd
                                        //Frame table 1 base address-bit 5
      .equ
             prot_ftbar_ftba1_6,0xe
                                        //Frame table 1 base address-bit 6
      .equ
//bits of the Receive/Transmit Base Address Register (RTBAR)
             prot_rtbar_rxba_0,0x0
                                        //Receive macro base address-bit 0
                                        //Receive macro base address-bit 1
             prot_rtbar_rxba_1,0x1
      .equ
             prot_rtbar_rxba_2,0x2
                                        //Receive macro base address-bit 2
      .equ
             prot_rtbar_rxba_3,0x3
                                        //Receive macro base address-bit 3
      .equ
             prot_rtbar_rxba_4,0x4
                                        //Receive macro base address-bit 4
      .equ
             prot rtbar rxba 5,0x5
                                        //Receive macro base address-bit 5
      .equ
            prot_rtbar_rxba_6,0x6
                                        //Receive macro base address-bit 6
      .equ
                                        //Transmit macro base address-bit 0
             prot_rtbar_txba_0,0x8
      .equ
                                        //Transmit macro base address-bit 1
             prot_rtbar_txba_1,0x9
      .equ
             prot_rtbar_txba_2,0xa
                                        //Transmit macro base address-bit 2
      .equ
             prot rtbar txba 3,0xb
                                        //Transmit macro base address-bit 3
      .equ
             prot_rtbar_txba_4,0xc
                                        //Transmit macro base address-bit 4
      .equ
                                        //Transmit macro base address-bit 5
             prot_rtbar_txba_5,0xd
      .equ
                                        //Transmit macro base address-bit 6
             prot_rtbar_txba_6,0xe
      .equ
//bits of the Delay Table Pointer (DTPTR)
            prot dtptr rdptr 0,0x0
                                        //Receive delay pointer-bit 0
                                        //Receive delay pointer-bit 1
      .equ
            prot_dtptr_rdptr_1,0x1
            prot_dtptr_rdptr_2,0x2
                                        //Receive delay pointer-bit 2
      .equ
             prot_dtptr_rdba_0,0x3
                                        //Receive delay base address-bit 0
      .equ
                                        //Receive delay base address-bit 1
             prot_dtptr_rdba_1,0x4
                                        //Receive delay base address-bit 2
             prot dtptr rdba 2,0x5
             prot_dtptr_rdba_3,0x6
                                        //Receive delay base address-bit 3
      .equ
```



MCU Equates

```
prot dtptr tdptr 0,0x8
                                    //Transmit delay pointer-bit 0
      .equ prot_dtptr_tdptr_1,0x9
                                    //Transmit delay pointer-bit 1
                                    //Transmit delay pointer-bit 2
      .equ prot_dtptr_tdptr_2,0xa
      .equ prot_dtptr_tdba_0,0xb
                                    //Transmit delay base address-bit 0
      .equ prot_dtptr_tdba_1,0xc
                                    //Transmit delay base address-bit 1
      .equ prot_dtptr_tdba_2,0xd
                                    //Transmit delay base address-bit 2
      .equ prot_dtptr_tdba_3,0xe
                                    //Transmit delay base address-bit 3
//UARTA equates
//general definitions
                        0 \times 00204000
      .equ uarta_urx,
      .equ uarta_urx_20,0x00204020
      .equ uarta_utx,
                        0 \times 00204040
      .equ uarta_utx_60,0x00204060
      .equ uarta_registers_base_address,0x00204080
      .equ uarta_ucr1, 0x0
      .equ uarta_ucr2,
                        0x2
      .equ uarta_ubrg,
                        0x4
      .equ uarta_usr,
                        0x6
      .equ uarta_uts,
                        0x8
      .equ uarta_upcr,
                        0xa
      .equ uarta_uddr,
                        0xc
      .equ uarta updr,
//bits of UARTA control register 1 (UCR1)
      .equ uarta_ucr1_uarten,0x0
      .equ uarta ucrl doze, 0x1
      .equ uarta_ucr1_sndbrk,0x4
      .equ uarta_ucrl_rtsden, 0x5
      .equ uarta_ucrl_txmptyen, 0x6
          uarta_ucrl_iren, 0x7
      .equ
          uarta_ucrl_rxen,
      .equ
      .equ uarta_ucr1_rrdyen, 0x9
      .equ uarta_ucrl_rxfl0, 0xa
      .equ uarta_ucr1_rxfl1, 0xb
      .equ uarta_ucrl_txen, 0xc
      .equ uarta_ucrl_trdyen,0xd
      .equ uarta_ucrl_txfl0, 0xe
      .equ uarta_ucrl_txfl1, 0xf
//bits of UARTA control register 2 (UCR2)
      .equ uarta_ucr2_clksrc,0x4
      .equ uarta_ucr2_ws,
      .equ uarta_ucr2_stpb,
                             0хб
      .equ uarta_ucr2_proe,
                             0x7
      .equ uarta_ucr2_pren,
```



```
.equ uarta ucr2 cts,
      .equ uarta_ucr2_ctsc,
                            0xd
      .equ uarta_ucr2_irts,
//bits of UARTA status register (USR)
      .equ uarta_usr_rtsd,
                             0x5
      .equ uarta_usr_rrdy,
                             0x9
      .equ uarta_usr_trdy,
                             0xd
      .equ uarta_usr_rtss,
                             0xe
      .equ uarta_usr_txmpty,
                             0xf
//bits of the UARTA receiver register (URX)
      .equ uarta_urx_prerr,
                            0xa
      .equ
           uarta_urx_brk,
                            0xb
      .equ uarta_urx_frmerr, 0xc
      .equ uarta_urx_ovrrun, 0xd
      .equ uarta_urx_err,
      .equ uarta_urx_charrdy, 0xf
//bits of the UARTA test register (UTS)
      .equ uarta_uts_loopir, 0xa
      .equ uarta_uts_loop,
                            0xc
      .equ uarta_uts_frcperr, 0xd
//bits of the UARTA port control register (UPCR)
      .equ uarta_upcr_pc0, 0x0
      .equ uarta_upcr_pc1, 0x1
      .equ uarta_upcr_pc2, 0x2
      .equ uarta_upcr_pc3, 0x3
//bits of the UARTA data direction register (UDDR)
      .equ uarta_uddr_pdc0,
                            0x0
      .equ uarta uddr pdc1,
                            0x1
      .equ uarta_uddr_pdc2,
                            0x2
      .equ uarta_uddr_pdc3,
                            0x3
//bits of the UARTA port data register (UPDR)
                             0x0
      .equ uarta_updr_pd0,
      .equ uarta_updr_pd1,
                            0x1
      .equ uarta_updr_pd2,
                            0x2
      .equ uarta_updr_pd3,
                            0x3
//QSPIA equates
```



```
MCU Equates
//QSPIA BASE ADDRESS
             qspia_base_address, 0x00205000
//control ram, split into 16byte sections
             qspia_control_ram0_base_address, 0x00205000
       .equ
       .equ
             qspia_control_ram1_base_address, 0x00205010
      .equ
             qspia_control_ram2_base_address, 0x00205020
             qspia_control_ram3_base_address, 0x00205030
      .equ
             qspia_control_ram4_base_address, 0x00205040
       .equ
             qspia_control_ram5_base_address, 0x00205050
      .equ
             gspia control ram6 base address, 0x00205060
      .equ
             qspia_control_ram7_base_address, 0x00205070
       .equ
             qspia_control_ram8_base_address, 0x00205080
      .equ
             qspia_control_ram9_base_address, 0x00205090
       .equ
             qspia_control_rama_base_address, 0x002050a0
       .equ
             qspia_control_ramb_base_address, 0x002050b0
       .equ
             qspia_control_ramc_base_address, 0x002050c0
       .equ
             qspia_control_ramd_base_address, 0x002050d0
       .equ
             qspia_control_rame_base_address, 0x002050e0
      .equ
             qspia_control_ramf_base_address, 0x002050f0
       .equ
//data ram,
            split into 16byte sections
             qspia_data_ram0_base_address,
                                               0 \times 00205400
      .equ
       .equ
             gspia data raml base address,
                                               0x00205410
             qspia_data_ram2_base_address,
       .equ
                                               0 \times 00205420
             qspia_data_ram3_base_address,
                                               0x00205430
      .equ
             qspia_data_ram4_base_address,
       .equ
                                               0 \times 00205440
             qspia_data_ram5_base_address,
      .equ
                                               0 \times 00205450
             qspia_data_ram6_base_address,
                                               0 \times 00205460
      .equ
             gspia data ram7 base address,
                                               0x00205470
      .equ
             qspia_data_ram8_base_address,
                                               0x00205480
      .equ
             qspia_data_ram9_base_address,
                                               0x00205490
      .equ
             qspia_data_rama_base_address,
                                               0x002054a0
      .equ
             qspia_data_ramb_base_address,
                                               0x002054b0
      .equ
             qspia_data_ramc_base_address,
                                               0x002054c0
      .equ
             gspia data ramd base address,
                                               0x002054d0
      .equ
             gspia_data_rame_base_address,
                                               0x002054e0
      .equ
      .equ
             qspia_data_ramf_base_address,
                                               0x002054f0
//control register base addresses
                                               0x00205f00
       .equ
             qspia_regs_base_address,
             qspia_spsr_base_address,
      .equ
                                               0x00205f10
             gspia trig base address,
                                               0x00205ff8
      .equ
      //QSPIA REGISTERS ADDRESSrelative to qspia_regs_base_address
             qspia_qpcr
                           ,0x00
      .equ
             qspia_qddr
                           ,0x02
       .equ
                           ,0x04
             qspia_qpdr
       .equ
             qspia_spcr
                           ,0x06
       .equ
             qspia_qcr0
                           ,0x08
       .equ
```

```
qspia_qcr1
                     ,0x0a
.equ
      qspia_qcr2
                     ,0x0c
.equ
      qspia_qcr3
.equ
                     ,0x0e
.equ
      qspia_spsr
                     ,0x10
      qspia_sccr0
.equ
                     ,0x12
                     ,0x14
.equ
      qspia_sccr1
      qspia_sccr2
                     ,0x16
.equ
                     ,0x18
```

qspia_sccr3

.equ



```
gspia sccr4 ,0x1a
.equ
//QSPIA REGISTERS ADDRESSrelative to qspia_trig_base_address
      qspia_trigger0,
                          0x00
.equ
                          0x02
      qspia_trigger1,
.equ
                          0x04
      qspia_trigger2,
.equ
      qspia_trigger3,
                          0x06
.equ
//BYTE ACCESS, relative to qspia_regs_base_address
                          0x00
.equ
      qspia_qpcrb,
                          0x02
.equ
      qspia_qddrb,
                          0x04
.equ
      qspia_qpdrb,
                          0x06
.equ
      qspia_spcrb,
      qspia_qcr0b,
                          0x08
.equ
      qspia_qcrlb,
                          0x0a
.equ
      qspia_qcr2b,
                          0x0c
.equ
      qspia_qcr3b,
                          0x0e
.equ
//BYTE ACCESS, relative to qspia_spsr_base_address
      qspia_spsrb,
                          0 \times 00
.equ
      qspia_sccr0b,
                          0x02
.equ
      qspia_sccrlb,
                          0x04
.equ
      qspia_sccr2b,
                          0x06
.equ
      qspia_sccr3b,
                          0x08
.equ
      qspia_sccr4b,
                          0x0a
.equ
//BYTE ACCESS, relative to qspia_trig_base_address
.equ
      qspia_trigger0b,
                          0x00
      qspia_triggerlb,
.equ
                          0x02
      qspia_trigger2b,
                          0x04
.equ
      qspia_trigger3b,
                          0x06
.equ
//QSPIA QPCR BITS
      qspia_qpcr_pc0,
                          0
.equ
                          1
      qspia_qpcr_pc1,
.equ
                          2
      qspia_qpcr_pc2,
.equ
                          3
      qspia_qpcr_pc3,
.equ
      qspia_qpcr_pc4,
.equ
      qspia_qpcr_pc5,
.equ
      qspia_qpcr_pc6,
                          6
.equ
                          7
.equ
      qspia_qpcr_pc7,
//QSPIA QDDR BITS
      qspia_qddr_pd0,
                          0
.equ
      qspia_qddr_pd1,
                          1
.equ
                          2
      qspia_qddr_pd2,
.equ
      qspia_qddr_pd3,
                          3
.equ
      qspia_qddr_pd4,
                          4
.equ
                          5
      qspia_qddr_pd5,
.equ
      qspia_qddr_pd6,
                          6
.equ
      qspia_qddr_pd7,
                          7
.equ
//QSPIA QPDR BITS
      qspia_qpdr_d0,
                          0
.equ
.equ
      qspia_qpdr_d1,
                          1
.equ
      qspia_qpdr_d2,
                          2
                          3
.equ
      qspia_qpdr_d3,
      qspia_qpdr_d4,
                          4
.equ
                          5
      qspia_qpdr_d5,
.equ
```

```
qspia_qpdr_d6,
      .equ
                              7
            qspia_qpdr_d7,
      .equ
      //QSPIA SPCR BITS
                               0
      .equ
            qspia_spcr_qspe,
      .equ
            qspia_spcr_doze,
                               1
            qspia_spcr_halt,
                                2
      .equ
      .equ
            qspia_spcr_tace,
                                3
            qspia_spcr_wie,
      .equ
                                4
            qspia_spcr_trcie,
                               5
      .equ
                               6
      .equ
            qspia_spcr_hltie,
                               7
      .equ
            qspia_spcr_qe0,
            qspia_spcr_qe1,
      .equ
            qspia_spcr_qe2,
      .equ
            qspia_spcr_qe3,
                               10
      .equ
            qspia_spcr_cspol0, 11
      .equ
            qspia_spcr_cspol1, 12
      .equ
            qspia_spcr_cspol2, 13
      .equ
            qspia_spcr_cspol3, 14
      .equ
      .equ
            qspia_spcr_cspol4, 15
      //QSPIA QCRn BITS
           qspia_qcm_qpn,
                              0x3f
                                      //queue pointer n bits mask
      .equ
      .equ
            qspia_qcrn_hmdn,
                              14
      .equ
            qspia_qcm_len,
                              15
      //QSPIA QCR1 BITS
            qspia_qcr1_trcnt, 0x3c00 //trigger counter mask for queue 1
      .equ
      //QSPIA SPSR BITS
            qspia_spsr_eot0,
      .equ
            qspia_spsr_eot1,
                              1
      .equ
      .equ
            qspia_spsr_eot2,
                              3
            qspia_spsr_eot3,
      .equ
                              4
            qspia_spsr_qpwf,
      .equ
                              5
            qspia_spsr_trc,
      .equ
            qspia_spsr_halta,
                              6
      .equ
            qspia_spsr_qa0,
      .equ
            qspia_spsr_qa1,
                              9
      .equ
            qspia_spsr_qa2,
                              10
      .equ
            qspia_spsr_qa3,
                              11
      .equ
                              12
      .equ
            qspia_spsr_qx0,
                              13
      .equ
            qspia_spsr_qx1,
            qspia_spsr_qx2,
                              14
      .equ
                              15
      .equ
            qspia_spsr_qx3,
      //QSPIA SCCRn BITS
                                                  //sckdfn bits mask
           qspia_sccrn_sckdfn,
                                      0x7f
            qspia_sccrn_csckdn,
                                      0x380
                                                  //csckdn bits mask
      .equ
            qspia_sccrn_datrn,
                                      0x1c00
                                                  //datrn bits mask
      .equ
            qspia_sccrn_lsbfn,
                                      13
      .equ
            qspia_sccrn_ckpoln,
                                      14
      .equ
            qspia_sccrn_cphan,
                                      15
      .equ
//base address
```



```
tpwm base addr, 0x00206000
                                          //MCU Timer base address
//register addresses relative to base
             tpwm_tpwcr,
                           0x0
      .equ
             tpwm_tpwmr,
                           0x2
      .equ
             tpwm_tpwsr,
                           0x4
      .equ
      .equ
             tpwm_twir,
                           0x6
             tpwm tocr1,
                           0x8
      .equ
             tpwm_tocr3,
                           0xa
      .equ
      .equ
             tpwm_tocr4,
                           0xc
             tpwm_ticr1,
                           0xe
      .equ
      .equ
             tpwm_ticr2,
                           0x10
                           0x12
      .equ
             tpwm_pwor,
             tpwm tcr,
                           0x14
      .equ
                           0x16
             tpwm_pwcr,
      .equ
             tpwm_pwcnr,
                           0x18
      .equ
//tpwcr bits
                                         //TPWCR pwdbg bit
      .equ
             tpwm_tpwcr_pwdbg,
             tpwm tpwcr tdbq,
                                         //TPWCR tdbq bit
      .equ
             tpwm_tpwcr_pwd,
                                9
                                         //TPWCR pwd bit
      .equ
             tpwm_tpwcr_pwe,
                                8
                                         //TPWCR pwe bit
      .equ
             tpwm_tpwcr_td,
                                7
                                         //TPWCR td bit
      .equ
             tpwm_tpwcr_te,
                                6
                                         //TPWCR te bit
      .equ
             tpwm_tpwcr_pspw2, 5
                                         //TPWCR pspw2 bit
      .equ
      .equ
             tpwm tpwcr pspwl,
                                         //TPWCR pspwl bit
             tpwm_tpwcr_pspw0, 3
                                         //TPWCR pspw0 bit
      .equ
                                         //TPWCR pst2 bit
             tpwm_tpwcr_pst2,
      .equ
                                         //TPWCR pst1 bit
      .equ
             tpwm_tpwcr_pst1,
                                1
                                         //TPWCR pst0 bit
             tpwm_tpwcr_pst0,
      .equ
//tpwmr bits
                                14
                                         //TPWMR pwc bit
      .equ
             tpwm_tpwmr_pwc,
                                13
             tpwm_tpwmr_pwp,
                                         //TPWMR pwp bit
      .equ
                                12
                                         //TPWMR fo4 bit
             tpwm_tpwmr_fo4,
      .equ
                                11
                                         //TPWMR fo3 bit
             tpwm_tpwmr_fo3,
      .equ
                                10
                                         //TPWMR fol bit
             tpwm_tpwmr_fol,
      .equ
             towm towmr im21,
                                         //TPWMR im21 bit
      .equ
             tpwm_tpwmr_im20,
                                8
                                         //TPWMR im20 bit
      .equ
                                7
             tpwm_tpwmr_im11,
                                         //TPWMR imll bit
      .equ
             tpwm_tpwmr_im10,
                                6
                                         //TPWMR im10 bit
      .equ
             tpwm_tpwmr_om41,
                                5
                                         //TPWMR om41 bit
      .equ
                                 4
                                         //TPWMR om40 bit
      .equ
             tpwm_tpwmr_om40,
             tpwm tpwmr om31,
                                 3
                                         //TPWMR om31 bit
      .equ
                                2
                                         //TPWMR om30 bit
      .equ
             tpwm_tpwmr_om30,
             tpwm_tpwmr_om11,
                                1
                                         //TPWMR om11 bit
      .equ
                                         //TPWMR om10 bit
             tpwm_tpwmr_om10,
      .equ
//tpwsr bits
                                         //TPWSR pwo bit
      .equ
             tpwm tpwsr pwo,
                                         //TPWSR tov bit
             tpwm_tpwsr_tov,
                                6
      .equ
             tpwm_tpwsr_pwf,
                                         //TPWSR pwf bit
      .equ
             tpwm_tpwsr_if2,
                                         //TPWSR if2 bit
      .equ
             tpwm_tpwsr_if1,
                                3
                                         //TPWSR if1 bit
      .equ
                                         //TPWSR of4 bit
      .equ
             tpwm_tpwsr_of4,
                                2
      .equ
             tpwm tpwsr of3,
                                1
                                         //TPWSR of 3 bit
                                         //TPWSR of1 bit
      .equ
             tpwm_tpwsr_of1,
//twir bits
```



MCU Equates

```
tpwm twir pwoie,
                                      //TWIR pwoie bit
      .equ
            tpwm_twir_tovie,
                                      //TWIR tovie bit
      .equ
                              5
                                      //TWIR pwfie bit
            tpwm_twir_pwfie,
      .equ
            tpwm_twir_if2ie,
                              4
                                      //TWIR if2ie bit
      .equ
            tpwm_twir_iflie,
                              3
                                      //TWIR iflie bit
      .equ
            tpwm_twir_of4ie,
                              2
                                      //TWIR of4ie bit
      .equ
            tpwm twir of3ie,
                              1
                                      //TWIR of 3ie bit
      .equ
      .equ
            tpwm_twir_oflie,
                                      //TWIR oflie bit
//ckctl, rsr, emddr, emdr, and gpcr registers
//register addresses
            ckctl,
                         0x0020c000
      .equ
      .equ
                         0x0020c400
            rsr,
            emddr,
                         0x0020c800
      .equ
      .equ
            emdr,
                         0x0020c802
                         0x0020cc00
      .equ
            gpcr,
//bits of CKCTL
            ckctl_ckihd,
                              0x0
      .equ
            ckctl_mcs,
                              0x1
      .equ
            ckctl_mcd0,
                              0x2
      .equ
            ckctl_mcdl,
                              0x3
      .equ
            ckctl_mcd2,
      .equ
                              0x4
            ckctl ckos,
                              0x5
      .equ
            ckctl_ckod,
                              0хб
      .equ
            ckctl_ckohd,
                              0x7
      .equ
                              8x0
            ckctl_dcs,
      .equ
            ckctl_ckihf,
                              0xb
      .equ
//bits of RSR
      .equ
            rsr_exr,
                              0x0
      .equ
            rsr_wdr,
                              0x1
//bits of EMDDR
            emddr_emdd0,
                              0x0
      .equ
            emddr_emdd1,
      .equ
                              0x1
            emddr_emdd2,
                              0x2
      .equ
            emddr_emdd3,
                              0x3
      .equ
            emddr_emdd4,
      .equ
                              0x4
            emddr emdd5,
                              0x5
      .equ
            emddr emdd6,
      .equ
                              0хб
            emddr emdd7,
                              0x7
      .equ
            emddr_emdd8,
                              8x0
      .equ
            emddr_emdd9,
                              0x9
      .equ
            emddr_emdda,
      .equ
                              0xa
            emddr emddb,
      .equ
                              0xb
            emddr_emddc,
                              0xc
      .equ
            emddr_emddd,
                              0xd
      .equ
            emddr_emdde,
                              0xe
      .equ
```



```
emddr emddf,
                              0xf
      .equ
//bits of EMDR
                              0x0
      .equ
            emdr_emd0,
            emdr_emd1,
                              0x1
      .equ
      .equ
            emdr emd2,
                              0x2
      .equ
            emdr_emd3,
                              0x3
            emdr_emd4,
                              0x4
      .equ
            emdr_emd5,
                              0x5
      .equ
            emdr_emd6,
                              0x6
      .equ
            emdr_emd7,
      .equ
                              0x7
            emdr emd8,
                              0x8
      .equ
      .equ
            emdr_emd9,
                              0x9
            emdr_emda,
                              0xa
      .equ
            emdr_emdb,
                              0xb
      .equ
            emdr_emdc,
                              0xc
      .equ
            emdr_emdd,
                              0xd
      .equ
            emdr emde,
                              0xe
      .equ
            emdr_emdf,
                              0xf
      .equ
//bits of GPCR
      .equ
            gpcr_gpc0,
                              0x0
            gpcr_gpc1,
      .equ
                              0x1
                              0x2
      .equ
            gpcr_gpc2,
                              0x3
      .equ
            gpcr_gpc3,
                              0x4
      .equ
            gpcr_gpc4,
                              0x5
      .equ
            gpcr_gpc5,
      .equ
            gpcr_gpc6,
                              0x6
                              0x7
      .equ
            gpcr_gpc7,
                              0x8
            gpcr_gpc8,
      .equ
                              0x9
      .equ
            gpcr_gpc9,
                              0xa
            gpcr_gpca,
      .equ
                              0xb
      .equ
            gpcr_gpcb,
                              0xc
      .equ
            gpcr_gpcc,
            gpcr_gpcd,
                              0xd
      .equ
//Keypad Port
//Module Base Address
      .equ kpp_base_address, 0x0020a000
//register addresses
//Port Control Register
      .equ kpp_kpcr,
                         0x0
//Port Status Register
      .equ kpp_kpsr,
                         0x2
//Data direction Register
      .equ kpp_kddr,
                         0x4
//Data value Register
      .equ kpp_kpdr,
                         0хб
```

```
//SmartCard Port
//-----
     .equ scp base address, 0x0020b000 //Module Base Address
                     0x0 //SIM Control Register
     .equ scp simcr,
                     0x2 //SIM Activation Control Register
     .equ scp_siacr,
     .equ scp_siicr,
                     0x4 //SIM Interrupt Control Register
     .equ scp_simsr,
                     0x6 //SIM Status Register
     .equ scp_simdr,
                     0x8 //SIM Transmit and recieve dataRegister
                     0xa //SIM Pins control Register
     .equ scp_sipcr,
//External Interrupts
.equ wext_base_address, 0x00209000 //Module Base Address
     .equ wext_eppar, 0x0 //Edge Port Pin Assignment Register
     .equ wext_epddr, 0x2 //Edge Port Data Direction Register
     .equ wext_epdr,
                     0x4 //Edge Port Data Register
     .equ wext epfr,
                     0x6 //Edge Port Flag Register
//EIM
//eim base address
     .equ eim registers base address, 0x00201000
//register addresses relative to base address
     .equ eim_cs0_control_reg,
                                0x0
     .equ eim csl control req,
                                0x4
     .equ eim_cs2_control_reg,
                                0x8
     .equ eim_cs3_control_reg,
                                0xc
     .equ eim_cs4_control_reg,
                                0x10
          eim_cs5_control_reg,
     .equ
                                0x14
     .equ eim_configuration_reg,
                                0x18
//Bits definitions for the EIM CS configuration registers
     .equ eim_cs_csen, 0x0 //Chip select enable
     .equ eim_cs_pa, 0x1 //Output value for CSO only when csen = 0
                     0x2 //Write Protec
     .equ eim_cs_wp,
                     0x3 //Supervisor Protect
     .equ eim_cs_sp,
         eim cs dsz0, 0x4 //Data Port Size 0
     .equ
          eim_cs_dsz1, 0x5 //Data Port Size 1
     .equ
          eim_cs_ebc, 0x6 //Enable Byte Control
     .equ
     .equ eim_cs_wen, 0x7 //determines when EB0-1 outputs are negated during a
write cycle.
     .equ eim_cs_oea, 0x8 //determines when OE is asserted during a read cycle.
     .equ eim_cs_csa, 0x9 //Chip Select Assert
     .equ eim_cs_edc, 0xa //Extra Dead Cycle
```

.equ eim_cs_wws, 0xb //Write Wait-State



```
//EIM configuration register bits definitions
           eim_cr_shen0,
      .equ
      .equ
           eim_cr_shen1,
                            0x1
           eim_cr_hdb,
                            0x2
      .equ
           eim_cr_sprom,
                            0x3
      .equ
                            0x4
      .equ
           eim_cr_spram,
           eim_cr_spiper,
                            0x5
      .equ
      .equ
           eim_cr_epen,
                            0хб
//Peripheral Interrupt Controller
itc base address, 0x00200000
      .equ
           itc_isr,
                        0x0
      .equ
           itc_nier,
                        0x4
      .equ
           itc_fier,
                        0x8
      .equ
           itc_nipr,
                        0xc
      .equ
           itc_fipr,
      .equ
                        0x10
      .equ
           itc_icr,
                        0x14
//Bits in the PIC registers
     .equ
          itc_sw0,
                        0x0
           itc_sw1,
                        0x1
      .equ
      .equ
           itc_sw2,
                        0x2
      .equ
           itc urtsb,
                        0x4
           itc_int0,
                        0x5
      .equ
           itc_int1,
                        0x6
      .equ
           itc_int2,
                        0x7
      .equ
           itc_int3,
                        0x8
      .equ
           itc_int4,
                        0x9
      .equ
           itc int5,
                        0xa
      .equ
           itc_int6,
                        dx0
      .equ
           itc_int7,
                        0xc
     .equ
           itc_urtsa,
                        0xd
      .equ
           itc_kpd,
                        0xe
      .equ
                        0x10
     .equ
           itc_pit,
           itc_tpw,
                        0x11
     .equ
           itc_qspib,
                        0x13
      .equ
     .equ
           itc_utxb,
                        0x14
           itc_urxb,
      .equ
                        0x15
           itc_sim,
      .equ
                        0x16
           itc_mdi,
      .equ
                        0x17
           itc_qspia,
                        0x18
      .equ
                        0x19
      .equ
           itc_prot,
           itc_prot0,
                        0x1a
      .equ
           itc_prot1,
                        0x1b
      .equ
           itc_prot2,
                        0x1c
      .equ
                        0x1d
      .equ
           itc_utxa,
           itc smpdint, 0x13
      .equ
           itc_urxa,
                        0x1f
      .equ
//Watchdog Timer
      .equ wdt_base_address, 0x00208000
      .equ wdt_wcr,
                        0x0
```



MCU Equates

```
wdt_wsr,
                    0x2
     .equ
//Periodic Interrupt Timer
     .equ pit_base_address, 0x00207000
     .equ pit_itcsr,
                    0x0
     .equ pit_itdr,
                    0x2
     .equ pit_itadr,
                    0x4
//PSR bits
0x1f //Supervisor mode
     .equ psr_s,
                    0xc //Translation control
     .equ psr_tc,
                    0xa //Spare control
     .equ psr_sc,
                    0x9 //Misalignment exception mask
     .equ psr_mm,
                    0x8 //Exception enable
     .equ psr_ee,
                    0x7 //Interrupt Control
0x6 //Interrupt Enable
     .equ psr_ic,
     .equ psr_ie,
                    0x4 //Fast Interrupt Enable
     .equ psr_fe,
                    0x1 //Alternate File enable
     .equ psr_af,
                    0x0 //Condition code/carry bit
     .equ psr_c,
//UARTB equates
//general definitions
                        0x0020d000
         uartb_urx,
     .equ
     .equ uartb_urx_20,
                        0x0020d020
     .equ uartb_utx,
                        0x0020d040
     .equ uartb_utx_60,
                        0x0020d060
     .equ uartb_registers_base_address, 0x0020d080
     .equ uartb_ucr1,
                        0x0
         uartb_ucr2,
     .equ
                        0x2
         uartb_ubrg,
                        0x4
     .equ
     .equ uartb usr,
                        0x6
     .equ uartb_uts,
                        0x8
     .equ uartb_upcr,
                        0xa
     .equ uartb_uddr,
                        0xc
     .equ uartb_updr,
                        0xe
//bits of UARTB control register 1 (UCR1)
     .equ uartb_ucr1_uarten,
                               0x0
     .equ uartb_ucrl_doze,
                               0x1
     .equ uartb_ucrl_sndbrk,
                               0x4
     .equ uartb_ucrl_rtsden,
                               0x5
     .equ uartb_ucrl_txmptyen,
                               0хб
     .equ uartb_ucrl_iren,
                               0x7
     .equ uartb_ucrl_rxen,
                               0x8
```



```
.equ uartb ucrl rrdyen,
                                       0x9
      .equ uartb_ucr1_rxf10,
                                       0xa
      .equ uartb_ucr1_rxfl1,
                                       0xb
      .equ uartb_ucrl_txen,
                                       0xc
      .equ uartb_ucrl_trdyen,
                                       0xd
      .equ uartb_ucr1_txf10,
                                       0xe
      .equ uartb ucrl txfll,
                                       0xf
//bits of UARTB control register 2 (UCR2)
            uartb_ucr2_clksrc,
                                       0x4
      .equ uartb ucr2 ws,
                                       0x5
      .equ uartb_ucr2_stpb,
                                       0хб
      .equ uartb_ucr2_proe,
                                       0x7
      .equ uartb_ucr2_pren,
                                       0x8
            uartb_ucr2_cts,
                                       0xc
      .equ
            uartb_ucr2_ctsc,
                                       0xd
      .equ
      .equ
            uartb ucr2 irts,
                                       0xe
//bits of UARTB status register (USR)
           uartb_usr_rtsd,
                                       0x5
      .equ uartb_usr_rrdy,
                                       0x9
      .equ uartb_usr_trdy,
                                       0xd
      .equ uartb_usr_rtss,
                                       0xe
      .equ uartb_usr_txmpty,
                                       0xf
//bits of the UARTB receiver register (URX)
      .equ uartb_urx_prerr,
                                       0xa
      .equ uartb_urx_brk,
                                       dx0
      .equ uartb_urx_frmerr,
                                       0xc
      .equ uartb_urx_ovrrun,
                                       0xd
            uartb urx err,
                                       0xe
      .equ
      .equ
            uartb_urx_charrdy,
                                       0xf
//bits of the UARTB test register (UTS)
      .equ uartb_uts_loopir,
                                       0xa
            uartb_uts_loop,
                                       0xc
      .equ
      .equ uartb_uts_frcperr,
                                       0xd
//bits of the UARTB port control register (UPCR)
      .equ uartb_upcr_pc0,
                                       0x0
      .equ uartb_upcr_pc1,
                                       0x1
      .equ uartb_upcr_pc2,
                                       0x2
      .equ uartb_upcr_pc3,
                                       0x3
//bits of the UARTB data direction register (UDDR)
      .equ uartb_uddr_pdc0,
                                       0x0
```



MCU Equates

```
uarth uddr pdc1,
                                 0x1
      .equ
             uartb uddr pdc2,
                                 0x2
       .equ
             uartb uddr pdc3,
                                 0x3
      .equ
//bits of the UARTB port data register (UPDR)
      .equ
             uartb_updr_pd0,
                                 0x0
      .equ
             uartb_updr_pd1,
                                 0x1
             uartb_updr_pd2,
       .equ
                                 0x2
             uartb_updr_pd3,
       .equ
                                 0x3
```

```
//QSPIB equates
      //OSPIB BASE ADDRESS
            qspib_base_address, 0x00205000
//control ram, split into 16byte sections
             qspib_control_ram0_base_address, 0x0020e000
             qspib_control_raml_base_address, 0x0020e010
      .equ
             qspib control ram2 base address, 0x0020e020
             qspib_control_ram3_base_address, 0x0020e030
      .equ
             qspib_control_ram4_base_address, 0x0020e040
      .equ
             qspib_control_ram5_base_address, 0x0020e050
      .equ
             qspib_control_ram6_base_address, 0x0020e060
      .equ
             qspib_control_ram7_base_address, 0x0020e070
      .equ
             qspib_control_ram8_base_address, 0x0020e080
      .equ
             qspib_control_ram9_base_address, 0x0020e090
      .equ
             qspib_control_rama_base_address, 0x0020e0a0
      .equ
             qspib_control_ramb_base_address, 0x0020e0b0
      .equ
             qspib_control_ramc_base_address, 0x0020e0c0
      .equ
             qspib_control_ramd_base_address, 0x0020e0d0
      .equ
             aspib control rame base address, 0x0020e0e0
      .equ
             qspib_control_ramf_base_address, 0x0020e0f0
      .equ
//data ram,
            split into 16byte sections
             qspib_data_ram0_base_address,
                                               0x0020e400
      .equ
             qspib_data_raml_base_address,
      .equ
                                               0x0020e410
             qspib_data_ram2_base_address,
      .equ
                                               0x0020e420
             gspib data ram3 base address,
                                               0x0020e430
      .equ
             qspib_data_ram4_base_address,
                                               0x0020e440
      .equ
             qspib_data_ram5_base_address,
                                               0x0020e450
      .equ
             qspib_data_ram6_base_address,
                                               0x0020e460
      .equ
             qspib_data_ram7_base_address,
                                               0x0020e470
      .equ
             qspib_data_ram8_base_address,
                                               0x0020e480
      .equ
             gspib data ram9 base address,
                                               0x0020e490
      .equ
             qspib data rama base address,
                                               0x0020e4a0
      .equ
             qspib_data_ramb_base_address,
                                               0x0020e4b0
      .equ
             qspib_data_ramc_base_address,
                                               0x0020e4c0
      .equ
             qspib_data_ramd_base_address,
                                               0x0020e4d0
      .equ
      .equ
             qspib_data_rame_base_address,
                                               0x0020e4e0
             qspib_data_ramf_base_address,
      .equ
                                               0x0020e4f0
//control register base addresses
             qspib_regs_base_address,
                                               0x0020ef00
             qspib_spsr_base_address,
                                               0x0020ef10
      .equ
```



```
qspib_trig_base_address,
                                          0x0020eff8
.equ
//QSPIB REGISTERS ADDRESS relative to qspib_regs_base_address
                          0x00
      qspib_qpcr,
.equ
                          0x02
      qspib_qddr,
.equ
                          0x04
.equ
      qspib_qpdr,
      qspib_spcr,
                          0x06
.equ
.equ
      qspib_qcr0,
                          0x08
.equ
      qspib_qcr1,
                          0x0a
      qspib_qcr2,
                          0x0c
.equ
      qspib_qcr3,
                          0x0e
.equ
      qspib_spsr,
.equ
                          0x10
      qspib_sccr0,
                          0x12
.equ
      qspib_sccr1,
                          0x14
.equ
      qspib_sccr2,
                          0x16
.equ
      qspib_sccr3,
                          0x18
.equ
      qspib_sccr4,
.equ
                          0x1a
//QSPIB REGISTERS ADDRESS relative to qspib_trig_base_address
      qspib_trigger0,
                          0x00
.equ
                          0x02
.equ
      qspib_trigger1,
      qspib_trigger2,
                          0x04
.equ
      qspib_trigger3,
                          0x06
.equ
//BYTE ACCESS, relative to qspib_regs_base_address
.equ
      qspib_qpcrb,
                          0x00
      qspib_qddrb,
                          0x02
.equ
      qspib_qpdrb,
                          0x04
.equ
      qspib_spcrb,
                          0x06
.equ
      qspib_qcr0b,
                          80x0
.equ
      qspib_qcrlb,
.equ
                          0x0a
      qspib_qcr2b,
                          0x0c
.equ
      qspib_qcr3b,
                          0x0e
.equ
//BYTE ACCESS, relative to qspib_spsr_base_address
                          0x00
      qspib_spsrb,
.equ
      qspib_sccr0b,
                          0x02
.equ
      qspib_sccrlb,
                          0x04
.equ
      qspib_sccr2b,
                          0x06
.equ
      qspib_sccr3b,
                          0x08
.equ
      qspib_sccr4b,
                          0x0a
.equ
//BYTE ACCESS, relative to qspib_trig_base_address
.equ
      qspib_trigger0b,
                          0x00
.equ
      qspib_trigger1b,
                          0x02
      qspib_trigger2b,
                          0x04
.equ
      qspib_trigger3b,
                          0x06
.equ
//QSPIB QPCR BITS
      qspib_qpcr_pc0,
.equ
      qspib_qpcr_pc1,
.equ
      qspib_qpcr_pc2,
.equ
      qspib_qpcr_pc3,
                          3
.equ
      qspib_qpcr_pc4,
.equ
                          5
.equ
      qspib_qpcr_pc5,
.equ
      qspib_qpcr_pc6,
                          6
.equ
      qspib_qpcr_pc7,
//QSPIB QDDR BITS
```

```
qspib_qddr_pd0,
.equ
       qspib_qddr_pd1,
                          1
.equ
                          2
.equ
       qspib_qddr_pd2,
       qspib_qddr_pd3,
                          3
.equ
      qspib_qddr_pd4,
                          4
.equ
       qspib_qddr_pd5,
                          5
.equ
       qspib_qddr_pd6,
                          6
.equ
.equ
       qspib_qddr_pd7,
                          7
//QSPIB QPDR BITS
      qspib_qpdr_d0,
                          0
       qspib_qpdr_d1,
                          1
       qspib_qpdr_d2,
.equ
      qspib_qpdr_d3,
                          3
.equ
.equ
       qspib_qpdr_d4,
                          4
                          5
       qspib_qpdr_d5,
.equ
                          6
       qspib_qpdr_d6,
.equ
                          7
.equ
       qspib_qpdr_d7,
//QSPIB SPCR BITS
      qspib_spcr_qspe,
                                   0
.equ
       qspib_spcr_doze,
                                   1
.equ
       qspib_spcr_halt,
                                   2
.equ
.equ
       qspib_spcr_tace,
                                   3
.equ
       qspib_spcr_wie,
                                   4
      qspib_spcr_trcie,
                                   5
.equ
      qspib_spcr_hltie,
                                   6
.equ
                                   7
       qspib_spcr_qe0,
.equ
       qspib_spcr_qe1,
                                   8
.equ
                                   9
.equ
       qspib_spcr_qe2,
       qspib_spcr_qe3,
                                   10
.equ
       qspib_spcr_cspol0,
                                   11
.equ
       qspib_spcr_cspol1,
                                   12
.equ
       qspib_spcr_cspol2,
                                   13
.equ
       qspib_spcr_cspol3,
                                   14
.equ
      qspib_spcr_cspol4,
                                   15
.equ
//QSPIB QCRn BITS
      qspib_qcm_qpn,
                                   0x3f//queue pointer n bits mask
.equ
.equ
       qspib_qcm_hmdn,
                                   14
                                   15
.equ
      qspib_qcrn_len,
//QSPIB QCR1 BITS
      qspib_qcrl_trcnt, 0x3c00 //trigger counter mask for queue 1
//QSPIB SPSR BITS
                                   0
      qspib_spsr_eot0,
.equ
      qspib_spsr_eot1,
                                   1
.equ
                                   2
.equ
      qspib_spsr_eot2,
       qspib_spsr_eot3,
                                   3
.equ
       qspib_spsr_qpwf,
.equ
.equ
       qspib_spsr_trc,
                                   5
       qspib_spsr_halta,
                                   6
.equ
       qspib_spsr_qa0,
                                   8
.equ
.equ
       qspib_spsr_qa1,
                                   9
.equ
       qspib_spsr_qa2,
                                   10
                                   11
.equ
       qspib_spsr_qa3,
.equ
       qspib_spsr_qx0,
                                   12
                                   13
       qspib_spsr_qx1,
.equ
```



```
.equ
      qspib_spsr_qx2,
      qspib_spsr_qx3,
.equ
//QSPIB SCCRn BITS
                                             //sckdfn bits mask
      qspib_sccrn_sckdfn,
                                 0x7f
      qspib_sccrn_csckdn,
                                             //csckdn bits mask
                                 0x380
      gspib sccrn datrn,
                                 0x1c00
                                             //datrn bits mask
.equ
      qspib_sccrn_lsbfn,
                                 13
.equ
.equ
      qspib_sccrn_ckpoln,
                                 14
                                 15
.equ
      qspib_sccrn_cphan,
```

B.2 MCU Include File

```
DSP56654 C include file for M.CORE
  Revision History:
      1.0: oct 9, 1998 - created/based on redcap_mcore.h v.1.5
      1.1: mar 22,1999 - correct uart tx registers
      1.2: apr 26,1999
                        - fixed MSR_MGIPO, added bit definitions
                          for many registers
  Notes:
      This header file should be 100% backwards compatible for code
      originally written with the DSP56651/DSP56652 redcap mcore.h
#ifndef _REDCAP_H_
#define _REDCAP_H_
/* **********
   REDCAP MCU MEMORY MAP
   ******** */
/* On-chip ROM: 16 KB starting at location 0 */
#define REDCAP_MCU_ROM_BASE
                                 0x00000000
#define REDCAP_MCU_ROM_SIZE
                                 0x00004000
/* On-chip RAM: 2KB starting at specified location */
#define REDCAP MCU RAM BASE
                                 0x00100000
#define REDCAP_MCU_RAM_SIZE
                                 0x00000800
/* On-chip peripherals - base addresses */
#define REDCAP_MCU_ITC
                                 0 \times 00200000
                                                 /* Interrupt Controller */
#define REDCAP MCU EIM
                                0x00201000
                                                 /* External Interface Module */
#define REDCAP_MCU_MDI
                                0x00202000
                                                /* MCU-DSP Interface, registers only */
#define REDCAP_MCU_PROT
                                0x00203000
                                                 /* Protocol Timer */
#define REDCAP_MCU_UART
                                 0x00204000
                                                 /* UART, also known as */
#define REDCAP_MCU_UARTA
                                                 /* UART A*/
                                 0 \times 00204000
#define REDCAP_MCU_QSPI
                                 0 \times 00205000
                                                 /* Queued SPI, also known as */
#define REDCAP_MCU_QSPIA
                                 0x00205000
                                                 /* QSPI A */
#define REDCAP_MCU_PWM
                                 0x00206000
                                                 /* PWM/Input Capture Timers */
#define REDCAP_MCU_PIT
                                                 /* Periodic Interrupt Timer */
                                 0 \times 00207000
#define REDCAP_MCU_WDT
                                 0x00208000
                                                 /* Watchdog Timer */
#define REDCAP_MCU_INTPINS
                                                 /* Interrupt Pins Control */
                                 0 \times 00209000
                                                 /* Keypad Port */
#define REDCAP_MCU_KPP
                                 0x0020A000
#define REDCAP_MCU_SCP
                                 0x0020B000
                                                 /* Smart Card Port */
```



```
#define REDCAP MCU CKCTL
                               0x0020C000
                                                /* Clock Control Register */
                                                /* Reset Source Register */
#define REDCAP_MCU_RSR
                               0x0020C400
                                                /* Emulation Port Control */
#define REDCAP_MCU_EMULPORT
                               0x0020C800
                                                /* General Port Control */
#define REDCAP_MCU_GPCR
                               0x0020CC00
                                                /* UART B */
#define REDCAP_MCU_UARTB
                               0x0020D000
                                                /* Queued SPI B*/
#define REDCAP_MCU_QSPIB
                                0x0020E000
#define REDCAP MCU MDI SHARED
                               0x0020F000
                                                /* MCU-DSP Interface shared mem*/
/* Reserved 0x00300000 through 03fffffff */
/* External memory associated with chip Selects */
                                                /* Chip Select 0 */
#define REDCAP_MCU_CSO_BASE
                               0x40000000
#define REDCAP MCU CSO SIZE
                               0x01000000
                                                /* Chip Select 1 */
#define REDCAP_MCU_CS1_BASE
                               0x41000000
#define REDCAP_MCU_CS1_SIZE
                               0x01000000
#define REDCAP_MCU_CS2_BASE
                                                /* Chip Select 2 */
                               0x42000000
#define REDCAP_MCU_CS2_SIZE
                               0 \times 01000000
                                                /* Chip Select 3 */
#define REDCAP_MCU_CS3_BASE
                               0x43000000
#define REDCAP MCU CS3 SIZE
                               0x01000000
                                                /* Chip Select 4 */
#define REDCAP_MCU_CS4_BASE
                               0x44000000
#define REDCAP_MCU_CS4_SIZE
                               0x01000000
#define REDCAP_MCU_CS5_BASE
                               0x45000000
                                                /* Chip Select 5 */
#define REDCAP_MCU_CS5_SIZE
                               0x01000000
/* **************
   REDCAP Clock Control Register
   example usage:
     unsigned short *clock = (unsigned short *)REDCAP_MCU_CKCTL;
   ******************
#define REDCAP_CKCTL_CKIHD
                                0x0001
#define REDCAP_CKCTL_MCS
                                0x0002
#define REDCAP_CKCTL_MCD_1
                               0x0000
#define REDCAP_CKCTL_MCD_2
                               0x0004
#define REDCAP_CKCTL_MCD_4
                               0x0008
#define REDCAP CKCTL MCD 8
                               0x000C
#define REDCAP_CKCTL_MCD_16
                                0x0010
#define REDCAP_CKCTL_CKOS
                               0x0020
#define REDCAP_CKCTL_CKOE
                                0x0040
#define REDCAP_CKCTL_CKOHE
                                0x0080
#define REDCAP_CKCTL_DCS
                                0x0100
/* ***********
   REDCAP Reset Source Register
   example usage:
    unsigned short *reset_source= (unsigned short *)REDCAP_MCU_RSR;
   ******* */
#define REDCAP RSR EXR
                                0 \times 0001
#define REDCAP_RSR_WDR
                                0x0002
/* ***********
   REDCAP Emulation Port Control
   example usage:
     struct redcap_emulport *em_port= (struct redcap_emulport*)REDCAP_MCU_EMPORT;
```

```
******** */
struct redcap_emulport {
                                        /* em port data direction register */
             unsigned short emddr;
    volatile unsigned short emdr;
                                        /* em port data register */
};
/* emddr bits */
#define EMDDR EMDD15
                        0x8000
#define EMDDR_EMDD14
                        0x4000
#define EMDDR_EMDD13
                        0x2000
#define EMDDR_EMDD12
                        0x1000
#define EMDDR EMDD11
                        0x0800
#define EMDDR_EMDD10
                        0x0400
#define EMDDR_EMDD9
                        0x0200
#define EMDDR_EMDD8
                        0x0100
#define EMDDR_EMDD7
                        0x0080
#define EMDDR_EMDD6
                        0x0040
#define EMDDR EMDD5
                        0x0020
#define EMDDR_EMDD4
                        0x0010
#define EMDDR_EMDD3
                        0x0008
#define EMDDR_EMDD2
                        0x0004
#define EMDDR_EMDD1
                        0x0002
#define EMDDR_EMDD0
                        0x0001
/* emdr bits */
#define EMDR EMD15
                        0x8000
#define EMDR_EMD14
                        0x4000
#define EMDR_EMD13
                        0x2000
#define EMDR_EMD12
                        0x1000
#define EMDR EMD11
                        0x0800
#define EMDR_EMD10
                        0x0400
#define EMDR_EMD9
                        0x0200
#define EMDR_EMD8
                        0x0100
#define EMDR_EMD7
                        0x0080
#define EMDR_EMD6
                        0x0040
#define EMDR EMD5
                        0x0020
#define EMDR_EMD4
                        0x0010
#define EMDR_EMD3
                        0x0008
#define EMDR_EMD2
                        0x0004
#define EMDR_EMD1
                        0x0002
#define EMDR_EMD0
                        0x0001
/* ***********
   REDCAP General Port Control
   example usage:
     unsigned short *gpcr= (unsigned short *)REDCAP_MCU_GPCR;
   **************
/* gpcr bits */
#define GPCR_STO
                        0x8000
#define GPCR_GPC12
                        0x1000
#define GPCR_GPC11
                        0x0800
#define GPCR_GPC10
                        0x0400
#define GPCR GPC9
                        0x0200
#define GPCR_GPC8
                        0x0100
#define GPCR_GPC7
                        0x0080
#define GPCR_GPC6
                        0x0040
```



```
MCU Include File
```

```
#define GPCR GPC5
                        0 \times 0020
#define GPCR_GPC4
                        0x0010
#define GPCR_GPC3
                        0x0008
#define GPCR_GPC2
                        0x0004
#define GPCR_GPC1
                        0x0002
#define GPCR_GPC0
                        0 \times 0001
/* ***********
   REDCAP External Interface Module
   example usage:
     struct redcap_eim *eim= (struct redcap_eim*)REDCAP_MCU_EIM;
struct redcap_eim {
             unsigned long cs0cr;
                                        /* chip select 0 control register */
                                        /* chip select 1 control register */
             unsigned long cslcr;
                                        /* chip select 2 control register */
             unsigned long cs2cr;
                                        /* chip select 3 control register */
             unsigned long cs3cr;
                                        /* chip select 4 control register */
             unsigned long cs4cr;
                                       /* chip select 5 control register */
             unsigned long cs5cr;
                                       /* eim configuration register */
             unsigned long eimcr;
};
/* chip select control register bits */
#define CSCR WSC
                        0xc
                                /* bits 12-15 are WSC */
#define CSCR WWS
                        0x0800
#define CSCR_EDC
                        0x0400
#define CSCR_CSA
                        0x0200
#define CSCR_OEA
                        0x0100
#define CSCR_WEN
                        0x0080
#define CSCR EBC
                        0x0040
#define CSCR_DSZ
                                /* bits 4-5 are DSZ */
                        0x4
#define CSCR_SP
                        0x0008
#define CSCR_WP
                        0x0004
#define CSCR_PA
                        0x0002
#define CSCR_CSEN
                        0x0001
/* eimcr bits */
#define EIMCR EPEN
                        0 \times 0040
#define EIMCR_SPIPER
                        0x0020
#define EIMCR_SPRAM
                        0x0010
#define EIMCR_SPROM
                        0x0008
#define EIMCR HDB
                        0x0004
#define EIMCR_SHEN
                                /* bits 0-1 are SHEN */
                        0x0
/* ***********
   REDCAP Interrupt controller
   example usage:
     struct redcap_itc *itc= (struct redcap_itc *)REDCAP_MCU_ITC;
   ******* */
struct redcap_itc {
    volatile unsigned long isr;
                                        /* interrupt source register*/
             unsigned long nier;
                                        /* normal interrupt enable register*/
                                        /* fast interrupt enable register*/
             unsigned long fier;
    volatile unsigned long nipr;
                                       /* normal interrupt pending register*/
    volatile unsigned long fipr;
                                        /* fast interrupt pending register*/
```



```
unsigned long icr;
                                      /* interrupt control register*/
};
/* Bit masks which apply to isr, nier, nipr, fier, and fipr. */
#define REDCAP_INT_URX
                                               /* URX, also known as */
                               0x80000000
#define REDCAP_INT_URXA
                                               /* URXA */
                               0x80000000
#define REDCAP_INT_SMPD
                               0x40000000
#define REDCAP_INT_UTX
                               0x20000000
                                               /* UTX, also known as */
#define REDCAP_INT_UTXA
                               0x20000000
                                               /* UTXA */
#define REDCAP_INT_PT2
                               0x10000000
#define REDCAP_INT_PT1
                               0x08000000
#define REDCAP INT PTO
                               0x04000000
#define REDCAP INT PTM
                               0x02000000
#define REDCAP_INT_QSPI
                                               /* QSPI, also known as */
                               0x01000000
#define REDCAP_INT_QSPIA
                               0x01000000
                                               /* OSPIA */
#define REDCAP_INT_MDI
                               0x00800000
#define REDCAP_INT_SIM
                               0x00400000
#define REDCAP_INT_URXB
                               0 \times 00200000
#define REDCAP_INT_UTXB
                               0x00100000
#define REDCAP_INT_QSPIB
                               0x00080000
#define REDCAP_INT_TPW
                               0x00020000
#define REDCAP_INT_PIT
                               0x00010000
#define REDCAP_INT_KPD
                               0 \times 00004000
#define REDCAP_INT_URTS
                               0 \times 00002000
                                               /* URTS, also known as */
#define REDCAP INT URTSA
                               0x00002000
                                               /* URTSA */
#define REDCAP_INT_INT7
                               0x00001000
#define REDCAP_INT_INT6
                               0x00000800
#define REDCAP_INT_INT5
                               0x00000400
#define REDCAP_INT_INT4
                               0x00000200
#define REDCAP_INT_INT3
                               0 \times 00000100
#define REDCAP_INT_INT2
                               0x0000080
#define REDCAP_INT_INT1
                               0x00000040
#define REDCAP_INT_INTO
                               0 \times 00000020
#define REDCAP_INT_URTSB
                               0x0000010
#define REDCAP_INT_S2
                               0 \times 000000004
#define REDCAP_INT_S1
                               0x00000002
#define REDCAP INT SO
                               0x0000001
/* icr manipulation */
#define REDCAP_ICR_ENABLE
                                       0x00008000
#define REDCAP_ICR_MAKE_SRC(x)
                                       ((x)\&0x1f)<<7
#define REDCAP_ICR_MAKE_VECTOR(x)
                                       ((x)\&0x7f)
#define REDCAP_ICR_GET_SRC(x)
                                       (((x)>>7)&0x1f)
#define REDCAP_ICR_GET_VECTOR(x)
                                       ((x)\&0x7f)
REDCAP MCU-DSP Interface
   example usage:
    unsigned short *mdi shared = (unsigned short *)REDCP MCU MDI SHARED;
    struct redcap mdi reqs *mdi reqs = (struct redcap mdi reqs*)REDCAP MCU MDI REG;
   /* Shared memory - REDCAP_MCU_MDI_SHARED is defined above */
/* Registers are at the end of the 4K space */
#define REDCAP_MCU_MDI_REG
                                       (REDCAP_MCU_MDI+0xFF2)
struct redcap_mdi_regs {
                                      /* command vector register, volatile MC bit */
   volatile unsigned short mcvr;
   volatile unsigned short mcr;
                                      /* control register, volatile MDIR bit */
```

```
volatile unsigned short msr;
                                         /* status register*/
                                         /* transmit register 1 */
             unsigned short mtrl;
                                         /* transmit register 0*/
             unsigned short mtr0;
    volatile unsigned short mrr1;
                                        /* receive register 1 - read-only */
    volatile unsigned short mrr0;
                                        /* receive register 0 - read-only */
};
/* mcvr register bits */
#define MCVR_MNMI
                        0x0001
                                 /* bits 1-7 are mcv bits */
#define MCVR_MCV
                        0x1
#define MCVR_MCV0
                        0x0002
#define MCVR_MCV1
                        0x0004
#define MCVR MCV2
                        0x0008
#define MCVR_MCV3
                        0x0010
#define MCVR_MCV4
                        0x0020
#define MCVR_MCV5
                        0x0040
#define MCVR_MCV6
                        0 \times 00080
#define MCVR_MC
                        0x0100
/* mcr register bits */
#define MCR_MF0
                        0x0001
#define MCR_MF1
                        0x0002
#define MCR_MF2
                        0x0004
#define MCR_MDIR
                        0x0040
#define MCR DHR
                        0x0080
#define MCR MGIE1
                        0x0400
#define MCR MGIE0
                        0x0800
#define MCR_MTIE1
                        0x1000
#define MCR_MTIE0
                        0x2000
#define MCR_MRIE1
                        0x4000
#define MCR_MRIE0
                        0x8000
/* msr register bits */
#define MSR_MF0
                        0x0001
#define MSR_MF1
                        0x0002
#define MSR_MF2
                        0x0004
#define MSR_MEP
                        0x0010
#define MSR DPM
                        0 \times 0020
#define MSR MSMP
                        0x0040
#define MSR_DRS
                        0x0080
#define MSR_DWS
                        0x0100
#define MSR_MGIP1
                        0 \times 0400
#define MSR_MGIP0
                        0x0800
#define MSR_MTE1
                        0x1000
#define MSR MTEO
                        0x2000
#define MSR_MRF1
                        0x4000
#define MSR MRF0
                        0x8000
/*********
REDCAP Keypad Port (KPP).
   example usage:
     struct redcap_kppb *kppb= (struct redcap_kppb *)REDCAP_MCU_KPP;
 ******** * /
/* this structure uses halfwords */
struct redcap_kpp {
             unsigned short kpcr;
                                         /* keypad control reg*/
    volatile unsigned short kpsr;
                                         /* keypad status req */
                                        /* keypad data dir reg */
             unsigned short kddr;
    volatile unsigned short kpdr;
                                         /* keypad data reg */
};
```

```
Semiconductor, Inc.
```

```
/* this structure uses byte addressing */
struct redcap_kppb {
             unsigned char kpcr_col;
                                          /* keypad control reg - cols*/
             unsigned char kpcr_row;
                                          /* keypad control reg - rows*/
             unsigned char reserved;
                                          /* byte not used*/
    volatile unsigned char kpsr;
                                          /* keypad status reg */
             unsigned char kddr col;
                                          /* keypad data dir reg - cols*/
             unsigned char kddr_row;
                                          /* keypad data dir reg - rows*/
    volatile unsigned char kpdr_col;
                                          /* keypad data reg - cols*/
    volatile unsigned char kpdr_row;
                                          /* keypad data reg - rows*/
};
/* kpcr bits */
#define KPCR_KCO7
                         0x8000
#define KPCR_KCO6
                         0x4000
#define KPCR_KCO5
                         0x2000
#define KPCR_KCO4
                         0x1000
#define KPCR_KCO3
                         0x0800
#define KPCR KCO2
                         0x0400
#define KPCR_KCO1
                         0x0200
#define KPCR_KCOO
                         0x0100
#define KPCR_KRE7
                         0x0080
#define KPCR_KRE6
                         0x0040
#define KPCR_KRE5
                         0x0020
#define KPCR KRE4
                         0x0010
#define KPCR_KRE3
                         0x0008
#define KPCR_KRE2
                         0x0004
#define KPCR_KRE1
                         0x0002
#define KPCR_KRE0
                         0x0001
/* kpsr register bits */
#define KPSR_KPKD
                         0x0001
/* kddr bits */
#define KDDR_KCDD7
                         0x8000
#define KDDR_KCDD6
                         0x4000
#define KDDR KCDD5
                         0x2000
#define KDDR_KCDD4
                         0x1000
#define KDDR_KCDD3
                         0x0800
#define KDDR_KCDD2
                         0x0400
#define KDDR_KCDD1
                         0 \times 0200
#define KDDR_KCDD0
                         0x0100
#define KDDR KRDD7
                         0x0080
#define KDDR_KRDD6
                         0x0040
#define KDDR_KRDD5
                         0x0020
#define KDDR_KRDD4
                         0x0010
#define KDDR_KRDD3
                         0x0008
#define KDDR_KRDD2
                         0x0004
#define KDDR KRDD1
                         0x0002
#define KDDR_KRDD0
                         0x0001
/* kpdr bits */
#define KPDR_KCD7
                         0x8000
#define KPDR_KCD6
                         0x4000
#define KPDR KCD5
                         0x2000
#define KPDR_KCD4
                         0x1000
#define KPDR_KCD3
                         0x0800
#define KPDR_KCD2
                         0x0400
```



```
#define KPDR KCD1
                         0x0200
#define KPDR KCD0
                         0x0100
#define KPDR_KRD7
                         0x0080
#define KPDR_KRD6
                         0x0040
#define KPDR_KRD5
                         0 \times 0020
#define KPDR_KRD4
                         0 \times 0010
#define KPDR KRD3
                         0x0008
#define KPDR_KRD2
                         0x0004
#define KPDR_KRD1
                         0x0002
#define KPDR_KRD0
                         0x0001
/**********
 * REDCAP Timer/PWM (TPWM).
   example usage:
     struct redcap_tpwm *twpm= (struct redcap_tpwm*)REDCAP_MCU_TPWM;
struct redcap_tpwm {
             unsigned short tpwcr;
                                         /* control req*/
                                         /* mode reg */
             unsigned short tpwmr;
    volatile unsigned short tpwsr;
                                         /* status reg*/
             unsigned short twir;
                                         /* interrupts enable reg */
                                         /* timer output compare 1*/
             unsigned short tocr1;
                                         /* timer output compare 3*/
             unsigned short tocr3;
                                         /* timer output compare 4*/
             unsigned short tocr4;
    volatile unsigned short ticr1;
                                         /* timer input capture 1, read-only*/
                                         /* input capture 2*/
    volatile unsigned short ticr2;
                                         /* pwm output compare */
             unsigned short pwor;
                                         /* timer counter register, read-only*/
    volatile unsigned short tcr;
                                         /* pwm count register*/
             unsigned short pwcr;
    volatile unsigned short pwcnr;
                                             pwm counter register, read-only*/
};
/* tpwcr register bits */
#define TPWCR_PWDBG
                         0x0800
#define TPWCR_TDBG
                         0 \times 0400
#define TPWCR PWD
                         0x0200
#define TPWCR_PWE
                         0x0100
#define TPWCR_TD
                         0x0080
#define TPWCR_TE
                         0 \times 0040
#define TPWCR_PSPW2
                         0 \times 0020
#define TPWCR_PSPW1
                         0 \times 0010
#define TPWCR PSPW0
                         0x0008
#define TPWCR_PST2
                         0x0004
#define TPWCR_PST1
                         0x0002
#define TPWCR_PST0
                         0x0001
/* tpwmr register bits */
#define TPWMR PWC
                         0x4000
#define TPWMR_PWP
                         0x2000
#define TPWMR_FO4
                         0x1000
#define TPWMR_FO3
                         0x0800
#define TPWMR_FO1
                         0 \times 0400
#define TPWMR_IM21
                         0x0200
#define TPWMR IM20
                         0x0100
#define TPWMR_IM11
                         0x0080
#define TPWMR_IM10
                         0x0040
#define TPWMR_OM41
                         0x0020
```



```
#define TPWMR OM40
                       0x0010
#define TPWMR_OM31
                       0x0008
#define TPWMR_OM30
                       0x0004
#define TPWMR_OM11
                       0x0002
#define TPWMR_OM10
                       0x0001
/* tpwsr register bits */
#define TPWSR_PWO
                       0x0080
#define TPWSR_TOV
                       0 \times 0040
#define TPWSR_PWF
                       0x0020
#define TPWSR_IF2
                       0x0010
#define TPWSR_IF1
                       0x0008
#define TPWSR OF4
                       0x0004
#define TPWSR_OF3
                       0x0002
#define TPWSR_OF1
                       0x0001
/* twir register bits */
#define TPWIR_PWOIE
                       0x0080
#define TPWIR_TOVIE
                       0x0040
#define TPWIR_PWFIE
                       0x0020
#define TPWIR_IF2IE
                       0x0010
#define TPWIR_IF1IE
                       0x0008
#define TPWIR_OF4IE
                       0x0004
#define TPWIR_OF3IE
                       0x0002
#define TPWIR OF1IE
                       0x0001
/* ***************
  REDCAP Periodic Interrupt Timer
   example usage:
    struct redcap_pit *pit= (struct redcap_pit *)REDCAP_MCU_PIT;
   *********************
struct redcap_pit{
                                       /* control and status register */
   volatile unsigned short itcsr;
                                       /* data register (determines modulo) */
            unsigned short itdr;
   volatile unsigned short itadr;
                                       /* alternate data register, read-only */
};
/* itcsr bits */
#define ITCSR_DBG
                       0x0020
#define ITCSR_OVW
                       0x0010
#define ITCSR_ITIE
                       0x0008
#define ITCSR ITIF
                       0x0004
#define ITCSR_RLD
                       0x0002
/* ***************
  REDCAP Watchdog Timer
   example usage:
     struct redcap_wdt *wdt= (struct redcap_wdt *)REDCAP_MCU_WDT;
   ********* * /
struct redcap_wdt{
            unsigned short wcr;
                                       /* watchdog control register */
            unsigned short wsr;
                                       /* watchdog service register */
};
/* wcr bits */
```



```
#define WCR WT
                                /* bits 10-15 are WT */
                        0xa
                        0x0004
#define WCR WDE
#define WCR_WDBG
                        0x0002
#define WCR_WDZE
                        0 \times 0001
/* **********
   REDCAP Interrupt Pins
   example usage:
     struct redcap_intpins *intpins= (struct redcap_intpins *)REDCAP_MCU_INTPINS;
   ********** * /
struct redcap_intpins{
             unsigned short eppar;
                                        /* pin assignment register */
                                        /* data direction register */
             unsigned short epddr;
                                        /* data register */
    volatile unsigned short epdr;
                                        /* flag register */
    volatile unsigned short epfr;
};
/* eppar bits */
#define EPPAR_EPPAR7
                                /* bits 14-15 are eppar7 */
                        14
#define EPPAR_EPPAR6
                        12
                                /* bits 12-13 are eppar6 */
#define EPPAR_EPPAR5
                        10
                                /* bits 10-11 are eppar5 */
                                /* bits 8 -9 are eppar4 */
#define EPPAR_EPPAR4
                        8
                                /* bits 6 -7 are eppar3 */
#define EPPAR_EPPAR3
                         6
                                /* bits 4 -5 are eppar2 */
#define EPPAR EPPAR2
                         4
#define EPPAR_EPPAR1
                         2
                                /* bits 2 -3 are eppar1 */
                                /* bits 0 -1 are eppar0 */
#define EPPAR_EPPAR0
/* epddr bits */
#define EPDDR_EPDD7
                        0x0080
#define EPDDR EPDD6
                        0x0040
#define EPDDR_EPDD5
                        0x0020
#define EPDDR_EPDD4
                        0x0010
#define EPDDR_EPDD3
                        0x0008
#define EPDDR_EPDD2
                        0x0004
#define EPDDR_EPDD1
                        0x0002
#define EPDDR_EPDD0
                        0x0001
/* epdr bits */
#define EPDR_EPD7
                        0x0080
#define EPDR_EPD6
                        0x0040
#define EPDR_EPD5
                        0x0020
#define EPDR EPD4
                        0x0010
#define EPDR_EPD3
                        0x0008
#define EPDR_EPD2
                        0x0004
#define EPDR_EPD1
                        0x0002
#define EPDR_EPD0
                        0x0001
/* epfr bits */
                        0x0080
#define EPFR EPF7
#define EPFR_EPF6
                        0x0040
#define EPFR_EPF5
                        0x0020
#define EPFR_EPF4
                        0 \times 0010
#define EPFR_EPF3
                        0x0008
#define EPFR EPF2
                        0x0004
#define EPFR_EPF1
                        0x0002
#define EPFR_EPF0
                        0 \times 0001
```

/* control register */

/* status register */

/* activation control register */

/* transmit and receive data register */

/* interrupt control register */

/* pins control register */

```
/* **********
   REDCAP Smart Cart Port
   example usage:
    struct redcap_scp *scp= (struct redcap_scp *)REDCAP_MCU_SCP;
   ********* * /
struct redcap_scp{
             unsigned short simcr;
            unsigned short siacr;
            unsigned short siicr;
   volatile unsigned short simsr;
   volatile unsigned short simdr;
   volatile unsigned short sipcr;
};
/* simcr bits */
#define SIMCR_VOLTSEL
                        0x0200
#define SIMCR OVRSINK
                        0x0100
#define SIMCR_DOZE
                        0x0080
#define SIMCR_SIBR
                        0x0040
#define SIMCR_SISR
                        0x0020
#define SIMCR_SIPT
                        0x0010
#define SIMCR_SIIC
                        0x0008
#define SIMCR SINK
                        0x0004
#define SIMCR_SITE
                        0x0002
#define SIMCR_SIRE
                        0x0001
/* siacr bits */
#define SIACR_SICK
                        0x0010
#define SIACR SIRS
                        0x0008
#define SIACR_SIOE
                        0x0004
#define SIACR_SIVE
                        0x0002
#define SIACR_SIAP
                        0x0001
/* siicr bits */
#define SIICR SITCI
                        0x0010
#define SIICR_SIFNI
                        0x0008
#define SIICR_SIFFI
                        0x0004
#define SIICR_SIRRI
                        0x0002
#define SIICR_SIPDI
                        0x0001
/* simsr bits */
#define SIMSR_SIFF
                        0x0200
#define SIMSR_SIFN
                        0x0100
#define SIMSR_SITY
                        0x0080
#define SIMSR_SITC
                        0x0040
#define SIMSR_SITK
                        0x0020
#define SIMSR SIPE
                        0x0010
#define SIMSR_SIFE
                        0x0008
#define SIMSR_SIOV
                        0x0004
#define SIMSR_SIIP
                        0x0002
#define SIMSR_SIPD
                        0x0001
/* sipcr bits */
#define SIPCR_SMEN
                        0x8000
#define SIPCR_PDIR4
                        0x0200
#define SIPCR_PDIR3
                        0x0100
```




```
#define SIPCR PDIR2
                        0x0080
#define SIPCR_PDIR1
                        0x0040
#define SIPCR_PDIR0
                        0x0020
#define SIPCR_PDAT4
                        0x0010
#define SIPCR_PDAT3
                        0x0008
#define SIPCR_PDAT2
                        0 \times 0004
#define SIPCR PDAT1
                        0x0002
#define SIPCR_PDAT0
                        0x0001
/* **********
   REDCAP UARTS
   example usage:
     unsigned short *uart rx data = (unsigned short *)REDCAP MCU UART RX;
     unsigned char *uart_tx_data = (unsigned char *)(REDCAP_MCU_UART_TX + 1);
     struct redcap_uart_ctrl *uart_ctrl= (struct redcap_uart_ctrl
*)REDCAP MCU UART REG;
   ********************
/* receive data fifo */
#define REDCAP_MCU_UART_RX
                                (REDCAP MCU UART+0x00)
#define REDCAP_MCU_UARTA_RX
                                (REDCAP_MCU_UARTA+0x00)
#define REDCAP_MCU_UARTB_RX
                                (REDCAP_MCU_UARTB+0x00)
/* transmit data fifo (for byte writes use REDCAP_MCU_UART_TX+1) */
#define REDCAP_MCU_UART_TX
                                (REDCAP_MCU_UART+0x40)
#define REDCAP MCU UARTA TX
                                (REDCAP MCU UARTA+0x40)
#define REDCAP_MCU_UARTB_TX
                                (REDCAP_MCU_UARTB+0x40)
/* Control Registers */
#define REDCAP_MCU_UART_REG
                                (REDCAP_MCU_UART+0x80)
#define REDCAP_MCU_UARTA_REG
                                (REDCAP_MCU_UARTA+0x80)
#define REDCAP_MCU_UARTB_REG
                                (REDCAP_MCU_UARTB+0x80)
struct redcap_uart_ctrl{
             unsigned short ucrl;
                                        /* control register 1 */
                                        /* control register 2 */
             unsigned short ucr2;
                                       /* baud-rate-generator register */
             unsigned short ubrg;
                                       /* status register */
    volatile unsigned short usr;
             unsigned short uts;
                                       /* test register */
             unsigned short upcr;
                                       /* port control register */
                                       /* port data direction register */
             unsigned short uddr;
                                        /* port data register */
    volatile unsigned short updr;
};
/* ucrl bits */
                                        /* bits 14-15 are TxFL */
#define UCR1_TxRL
                                0xd
#define UCR1_TRDYEN
                                0x2000
                                0x1000
#define UCR1_TXEN
                                        /* bits 10-11 are RxFL */
#define UCR1_RxFL
                                0xa
#define UCR1 RRDYEN
                                0x0200
#define UCR1 RXEN
                                0x0100
#define UCR1_IREN
                                0x0080
#define UCR1 TXMPTYEN
                                0 \times 0040
#define UCR1_RTSDEN
                                0 \times 0020
#define UCR1_SNDBRK
                                0x0010
#define UCR1_TIMEOUTMODE
                                0x2
                                        /* bits 2-3 are TIMEOUTMODE */
#define UCR1 DOZE
                                0x0002
#define UCR1_UARTEN
                                0x0001
/* ucr2 bits */
```



#define UCR2_IRTS #define UCR2_CTSC #define UCR2_CTS #define UCR2_PREN #define UCR2_PROE #define UCR2_STPB #define UCR2_WS #define UCR2_CLKSRC	0x4000 0x2000 0x1000 0x0100 0x0080 0x0040 0x0020 0x0010	
/* usr bits */ #define USR_TXMPTY #define USR_RTSS #define USR_TRDY #define USR_RRDY #define USR_RTSD	0x8000 0x4000 0x2000 0x0200 0x0200	
/* uts bits */ #define UTS_FRCPERR #define UTS_LOOP #define UTS_LOOPIR	0x2000 0x1000 0x0400	
/* upcr bits */ #define UPCR_PC3 #define UPCR_PC1 #define UPCR_PC1	0x0008 0x0004 0x0002 0x0001	
/* uddr bits */ #define UDDR_PDC3 #define UDDR_PDC2 #define UDDR_PDC1 #define UDDR_PDC0	0x0008 0x0004 0x0002 0x0001	
/* updr bits */ #define UPDR_PD3 #define UPDR_PD2 #define UPDR_PD1 #define UPDR_PD0	0x0008 0x0004 0x0002 0x0001	
/* urx bits */ #define URX_CHARRDY #define URX_ERR #define URX_OVRRUN #define URX_FRMERR #define URX_BRK #define URX_PRTYERR #define URX_RXDATA	0x8000 0x4000 0x2000 0x1000 0x0800 0x0400 0x00FF /* mask for the data bits */	
/* ******************************** REDCAP QSPIs example usage: unsigned short *qspi_control_ram = (unsigned short *)REDCAP_MCU_QSPI_C_RAM; unsigned short *qspi_data_ram = (unsigned short *)REDCAP_MCU_QSPI_D_RAM; struct redcap_qspi_c_reg *qspi_ctrl = (struct redcap_qspi_c_reg*)REDCAP_MCU_QSPI_C_REG; struct redcap_qspi_t_reg *qspi_trigs = (struct redcap_qspi_t_reg*)REDCAP_MCU_QSPI_T_REG; ***********************************		

B-36





#define QDDR_PD1 #define QDDR_PD0	0x0002 0x0001	
/* qpdr bits */ #define QPDR_D7 #define QPDR_D6 #define QPDR_D5 #define QPDR_D4 #define QPDR_D3 #define QPDR_D2 #define QPDR_D1 #define QPDR_D1 #define QPDR_D0	0x0080 0x0040 0x0020 0x0010 0x0008 0x0004 0x0002 0x0001	
/* spcr bits */ #define SPCR_CSPOL4 #define SPCR_CSPOL3 #define SPCR_CSPOL2 #define SPCR_CSPOL1 #define SPCR_CSPOL0 #define SPCR_QE3 #define SPCR_QE3 #define SPCR_QE1 #define SPCR_QE1 #define SPCR_QE0 #define SPCR_TRCIE #define SPCR_TRCIE #define SPCR_WIE #define SPCR_WIE #define SPCR_TACE #define SPCR_HALT #define SPCR_DOZE #define SPCR_QSPE	0x8000 0x4000 0x2000 0x1000 0x0800 0x0400 0x0200 0x0100 0x0080 0x0040 0x0020 0x0010 0x0008 0x0004 0x0002 0x0001	
/* qcrn bits */ #define QCR_LE #define QCR_HMD #define QCR_TRCNT #define QCR_QP	0x8000 0x4000 0xa 0x0	/* bits 10-13 are TRCNT for qcrl only */ /* bits 0-6 are QPn bits */
/* spsr bits */ #define SPSR_QX3 #define SPSR_QX2 #define SPSR_QX1 #define SPSR_QX0 #define SPSR_QA3 #define SPSR_QA2 #define SPSR_QA1 #define SPSR_QA0 #define SPSR_QA0 #define SPSR_TRC #define SPSR_TRC #define SPSR_TRC #define SPSR_EOT3 #define SPSR_EOT2 #define SPSR_EOT1 #define SPSR_EOT0	0x8000 0x4000 0x2000 0x1000 0x0800 0x0400 0x0200 0x0100 0x0020 0x0010 0x0008 0x0004 0x0002 0x0001	
/* sccrn bits */ #define SCCR_CPHA #define SCCR_CKPOL	0x8000 0x4000	



```
#define SCCR LSBF
                        0x2000
                                /* bits 10-12 are DATRn bits */
#define SCCR DATR
                        0xa
                                /* bits 7- 9 are CSCKDn bits */
#define SCCR_CSCKD
                        0x7
#define SCCR_SCKDF
                                /* bits 0-6 are SCKDFn bits */
                        0x0
/* control ram bits */
#define QSPI_C_RAM_BYTE
                                0 \times 0040
#define QSPI_C_RAM_RE
                                0x0020
#define QSPI_C_RAM_PAUSE
                                0x0010
                                0x0008
#define QSPI_C_RAM_CONT
                                      /* bits 0-2 are the pcs/eotie/nop/eoq field */
#define QSPI_C_RAM_PCS
                               0x0
/* ***************
   REDCAP Protocol Timer
   example usage:
     unsigned short *event_table = (unsigned short *)REDCAP_MCU_PROT_ET;
     struct redcap_prot_ctrl *prot_ctrl = (struct redcap_prot_ctrl
*)REDCAP MCU PROT REG;
   ********* * /
/* event table base address */
#define REDCAP_MCU_PROT_ET
                                (REDCAP MCU PROT+0x000)
/* control registers base address*/
#define REDCAP_MCU_PROT_REG
                                (REDCAP_MCU_PROT+0x800)
struct redcap_prot_ctrl{
             unsigned short tctr;
                                        /* timer control register */
                                        /* timer interrupt enable register */
             unsigned short tier;
                                        /* timer status register */
   volatile unsigned short tstr;
                                        /* timer event register */
   volatile unsigned short tevr;
             unsigned short tipr;
                                        /* time interval prescaler register */
                                       /* channel time internal counter */
   volatile unsigned short ctic;
             unsigned short ctipr;
                                      /* channel time interval preload regiser */
                                        /* channel frame counter */
   volatile unsigned short cfc;
             unsigned short cfpr;
                                       /* channel frame preload register */
   volatile unsigned short rsc;
                                       /* reference slot counter */
             unsigned short rspr;
                                       /* reference slot preload register */
             unsigned short pdpar;
                                        /* port d pin assignment register */
                                        /* port d direction register */
             unsigned short pddr;
                                        /* port d data register */
   volatile unsigned short pddat;
                                        /* frame table pointer register */
   volatile unsigned short ftptr;
    volatile unsigned short rtptr;
                                        /* receive/transmit macro tables pointer reg-
ister*/
                                        /* frame table base address register */
             unsigned short ftbar;
             unsigned short rtbar;
                                        /* receive/tranmit macro tables base address
register */
   volatile unsigned short dtptr;
                                        /* delay table pointer register */
};
/* tctr bits */
#define TCTR RCSE
                        0x0200
#define TCTR_CFCE
                        0x0100
#define TCTR_CMGT
                        0x0040
#define TCTR_HLTR
                        0 \times 0020
#define TCTR SPBP
                        0x0010
#define TCTR_TDZD
                        0x0008
#define TCTR_MTER
                        0x0004
#define TCTR_TIME
                        0x0002
```

u		0 0001
#deiine	TCTR_TE	0x0001
/* +i on	bita */	
/* tier	bits */	0 1000
#define	TIER_TERIE	0x1000
#define	TIER_THIE	0x0800
#define	TIER_DVIE	0×0400
#define	TIER_DSIE	0x0200
#define	TIER MCIE2	0×0040
#define	TIER_MCIE1	0x0020
#define	TIER MCIEO	0x0010
#define	TIER_NCIEU	
		0×0004
#define	TIER_CFNIE	0x0002
#define	TIER_CFIE	0x0001
/ * + -+	h-! +/	
/* tstr	bits */	0 4000
#define	TSTR_PCE	0x4000
#define	TSTR_MBUE	0x2000
#define	TSTR_EOFE	0x1000
#define	TSTR_THS	0x0800
#define	TSTR DVI	0x0400
#define	TSTR DSPI	0x0200
#define	TSTR MCI2	
		0×0040
#define	TSTR_MCI1	0x0020
#define	TSTR_MCIO	0×0010
#define	TSTR_RSNI	0x0004
#define	TSTR_CFNI	0x0002
#define	TSTR_CFI	0x0001
/* tevr	bits */	
#define	TEVR_THIP	0x0008
#define	TEVR_TXMA	0x0004
#define	TEVR RXMA	0x0002
#define	TEVR_ACT	0x0001
Hacrine	111/11/11/21	0210001
/* pdpa:	r bits */	
#define	PDPAR_PDGPC15	0x8000
#define	PDPAR_PDGPC14	0x4000
	PDPAR_PDGPC14 PDPAR PDGPC13	
#define		0x2000
#define	PDPAR_PDGPC12	0x1000
#define	PDPAR_PDGPC11	0x0800
#define	PDPAR_PDGPC10	0×0400
#define	PDPAR_PDGPC9	0x0200
#define	PDPAR_PDGPC8	0×0100
#define	PDPAR_PDGPC7	0x0080
#define	PDPAR PDGPC6	0x0040
#define	PDPAR PDGPC5	0x0040
#define	PDPAR_PDGPC4	0x0010
#define	PDPAR_PDGPC3	0x0008
#define	PDPAR_PDGPC2	0×0004
#define	PDPAR_PDGPC1	0x0002
#define	PDPAR_PDGPC0	0x0001
/* pddr	bits */	
#define	PDDR_PDDR15	0x8000
#define	PDDR_PDDR14	0x4000
#define	PDDR_PDDR13	0x2000
#define		022000
#aei ine	PDDR PDDR12	
#define	PDDR_PDDR12 PDDR PDDR11	0x1000 0x0800



#define PDDR_PDDR10 #define PDDR_PDDR9 #define PDDR_PDDR8 #define PDDR_PDDR7 #define PDDR_PDDR6 #define PDDR_PDDR5 #define PDDR_PDDR4 #define PDDR_PDDR3 #define PDDR_PDDR2 #define PDDR_PDDR1 #define PDDR_PDDR0	0x0400 0x0200 0x0100 0x0080 0x0040 0x0020 0x0010 0x0008 0x0004 0x0002 0x0001	
/* pddat bits */ #define PDDAT_PDDAT15 #define PDDAT_PDDAT14 #define PDDAT_PDDAT13 #define PDDAT_PDDAT12 #define PDDAT_PDDAT11 #define PDDAT_PDDAT10 #define PDDAT_PDDAT9 #define PDDAT_PDDAT8 #define PDDAT_PDDAT6 #define PDDAT_PDDAT6 #define PDDAT_PDDAT5 #define PDDAT_PDDAT5 #define PDDAT_PDDAT3 #define PDDAT_PDDAT3 #define PDDAT_PDDAT2 #define PDDAT_PDDAT1 #define PDDAT_PDDAT1 #define PDDAT_PDDAT1 #define PDDAT_PDDAT1	0x8000 0x4000 0x2000 0x1000 0x0800 0x0400 0x0200 0x0100 0x0080 0x0040 0x0020 0x0010 0x0008 0x0004 0x0002 0x0001	
/* rtptr bits */ #define RTPTR_TxPTR #define RTPTR_RxPTR	0x8 0x0	/* bits 8-14 are TxPTR */ /* bits 0-6 are RxPTR */
/* ftbar bits */ #define FTBAR_FTBA1 #define FTBAR_FTBA0	0x8 0x0	/* bits 8-14 are FTBA1 */ /* bits 0-6 are FTBA0*/
/* rtbar bits */ #define RTBAR_TxBA #define RTBAR_RxBA	0x8 0x0	/* bits 8-14 are TxBA */ /* bits 0-6 are RxBA */
/* dptr bits */ #define DPTR_TDBA #define DPTR_TDPTR #define DPTR_RDBA #define DPTR_RDPTR		/* bits 11-14 are TDBA */ /* bits 8-10 are TDPTR*/ /* bits 3- 6 are RDBA */ /* bits 0- 2 are RDPTR*/
/* event codes used in #define PROT_EC_Tx_macr #define PROT_EC_Rx_macr	t table */ 0x00 0x01 0x02 0x03 0x04 0x05 0x06 0x07 0x08	



```
#define PROT EC Rx macrol
                                     0x09
#define PROT_EC_Rx_macro2
                                     0x0A
#define PROT_EC_Rx_macro3
                                     0x0B
#define PROT_EC_Rx_macro4
                                     0x0C
#define PROT_EC_Rx_macro5
                                     0x0D
#define PROT_EC_Rx_macro6
                                     0x0E
#define PROT_EC_Rx_macro7
                                     0x0F
#define PROT_EC_Negate_Tout0
                                     0x10
#define PROT_EC_Assert_Tout0
                                     0x11
#define PROT_EC_Negate_Tout1
                                     0x12
#define PROT_EC_Assert_Tout1
                                     0x13
#define PROT_EC_Negate_Tout2
                                     0x14
#define PROT EC Assert Tout2
                                     0x15
#define PROT_EC_Negate_Tout3
                                     0x16
#define PROT_EC_Assert_Tout3
                                     0x17
#define PROT_EC_Negate_Tout4
                                     0x18
#define PROT_EC_Assert_Tout4
                                     0x19
#define PROT_EC_Negate_Tout5
                                     0x1A
#define PROT EC Assert Tout5
                                     0x1B
#define PROT_EC_Negate_Tout6
                                     0x1C
#define PROT_EC_Assert_Tout6
                                     0x1D
#define PROT_EC_Negate_Tout7
                                     0x1E
#define PROT_EC_Assert_Tout7
                                     0x1F
#define PROT_EC_Negate_Tout8
                                     0x20
#define PROT EC Assert Tout8
                                     0x21
#define PROT_EC_Negate_Tout9
                                     0x22
#define PROT_EC_Assert_Tout9
                                     0x23
#define PROT_EC_Negate_Tout10
                                     0x24
#define PROT_EC_Assert_Tout10
                                     0x25
#define PROT_EC_Negate_Tout11
                                     0x26
#define PROT_EC_Assert_Tout11
                                     0x27
#define PROT_EC_Negate_Tout12
                                     0x28
#define PROT_EC_Assert_Tout12
                                     0x29
#define PROT_EC_Negate_Tout13
                                     0x2A
#define PROT_EC_Assert_Tout13
                                     0x2B
#define PROT_EC_Negate_Tout14
                                     0x2C
#define PROT EC Assert Tout14
                                     0x2D
#define PROT_EC_Negate_Tout15
                                     0x2E
#define PROT_EC_Assert_Tout15
                                     0x2F
/* triggers 0-3 are for QSPIA queues 0-3, respectively */
#define PROT_EC_Trigger0
                                     0x30
#define PROT_EC_Trigger1
                                     0x31
#define PROT_EC_Trigger2
                                     0x32
#define PROT_EC_Trigger3
                                     0x33
/* triggers 4-7 are for QSPIB queues 0-3, respectively */
#define PROT_EC_Trigger4
                                     0x34
#define PROT_EC_Trigger5
                                     0x35
#define PROT_EC_Trigger6
                                     0x36
#define PROT EC Trigger7
                                     0x37
          0x38-0x3f are reserved */
#define PROT EC CVR0
                                     0x40
#define PROT_EC_CVR1
                                     0x41
#define PROT_EC_CVR2
                                     0x42
#define PROT_EC_CVR3
                                     0x43
#define PROT EC CVR4
                                     0x44
#define PROT_EC_CVR5
                                     0x45
#define PROT_EC_CVR6
                                     0x46
#define PROT_EC_CVR7
                                     0x47
```



DSP Equates

```
#define PROT EC CVR8
                                     0x48
#define PROT EC CVR9
                                     0x49
#define PROT_EC_CVR10
                                     0x4A
#define PROT_EC_CVR11
                                     0x4B
#define PROT_EC_CVR12
                                     0x4C
#define PROT_EC_CVR13
                                     0x4D
#define PROT_EC_CVR14
                                     0x4E
#define PROT_EC_CVR15
                                     0x4F
          0x50-0x57 are reserved */
                                     0x58
#define PROT_EC_mcu_int0
                                     0x59
#define PROT_EC_mcu_int1
                                     0x5A
#define PROT_EC_mcu_int2
          0x5B-0x5F are reserved */
#define PROT_EC_dsp_int
                                     0x60
          0x61-0x77 are reserved */
#define PROT_EC_reload_counter
                                     0x78
#define PROT_EC_table_change
                                     0x79
#define PROT_EC_end_of_frame_halt
                                     0x7A
#define PROT_EC_end_of_frame_repeat 0x7B
#define PROT_EC_end_of_frame_switch 0x7C
#define PROT_EC_end_of_macro
                                     0x7D
#define PROT_EC_delay
                                     0x7E
#define PROT_EC_nop
                                     0x7F
```

#endif

DSP Equates B.3

```
; DSP Equates for DSP56654;
; Revision History:
    1.0: october 9 1998, created/based on redcap_dsp.equ v.1.1
    1.1: december 11, 1998, modified VIAC register names to be consistent
; Note:
   This equates files should be 100% backwards compatible for code
   originally written with the DSP56651/DSP56652 redcap_dsp.equ
;***********************************
       Register Addresses for IPR register
M IPRC
        EQU
                $FFFF ; Interrupt Priority Register Core
M_IPRP
                $FFFE ; Interrupt Priority Register Peripheral
       Register Addresses of PLL
M_PCTLO EQU
               $FFFD
                             ; PLL Control Register 0
M_PCTL1 EQU
               $FFFC
                             ; PLL Control Register 1
       PLL Control Register 0 (PCTL0)
               $0FFF
M_{\underline{MF}}
        EQU
                              ; Multiplication Factor Bits Mask (MF0-MF11)
               $F000
                              ; PreDivider Factor Bits Mask (PD3-PD0)
M_PD
        EQU
M PD03
               $F000
                              ; PreDivider Factor Bits Mask (PD3-PD0)
       PLL Control Register 1 (PCTL1)
```



```
M PD46
        EOU
                 $0E00
                               ; PreDivider Factor Bits Mask (PD6-PD4)
M DF
                                ; Division Factor Bits Mask (DF0-DF2)
        EQU
M_XTLR
                3
                                ; XTAL Range select bit
        EQU
M_XTLD
                                ; XTAL Disable Bit
        EQU
M_PSTP
                5
                                ; STOP Processing State Bit
        EQU
M PEN
        EQU
                                ; PLL Enable Bit
M_PCOD
        EQU
                                ; PLL Clock Output Disable Bit
        Register Addresses Of BIU
M BCR
         EQU
                 $FFFA
                               ; Bus Control Register <-- not used in this device
M_IDR
                 $FFF9
                               ; ID Register
         EQU
       Register Addresses Of PATCH
M_PA0
        EQU
                 $FFF8
                              ; Patch Address Register 0
M PA1
        EQU
                 $FFF7
                              ; Patch Address Register 1
M_PA2
                 $FFF6
                              ; Patch Address Register 2
        EQU
M_PA3
        EQU
                 $FFF5
                              ; Patch Address Register 3
       Register Addresses Of BPMR
M BPMRG EQU
                 $FFF4
                              ; BPMRG Register
M_BPMRL EQU
                 $FFF3
                             ; BPMRL Register
                             ; BPMRH Register
M BPMRH EQU
                 $FFF2
       EQUATES for SR and OMR
       control and status bits in SR
МС
        EOU
                               ; Carry
M_V
        EQU
                1
                              ; Overflow
M_Z
        EQU
                2
                              ; Zero
                3
                              ; Negative
M_N
        EQU
M_U
        EQU
                              ; Unnormalized
                5
ΜЕ
        EQU
                              ; Extension
M_{\underline{}}L
        EQU
                6
                              ; Limit
                7
M_S
        EQU
                              ; Scaling Bit
M_10
                8
                             ; Interupt Mask Bit 0
        EQU
                9
                             ; Interupt Mask Bit 1
M_{I}
        EQU
M_S0
             10
                             ; Scaling Mode Bit 0
        EQU
                11
M S1
        EQU
                             ; Scaling Mode Bit 1
M_FV
                12
                              ; DO-Forever Flag
        EQU
M_SM
        EQU
                13
                              ; Arithmetic Saturation
M_RM
        EQU
                14
                              ; Rounding Mode
M_{LF}
        EQU
                15
                               ; DO-Loop Flag
        control and status bits in OMR
M MA
       EQU
                0
                                ; Operating Mode A
       EQU
               1
                                ; Operating Mode B
M_B
```

Freescale Semiconductor, Inc.

DSP Equates

M_WRP EQU M SEN FOU	2 3 4 5 6 8 9 10 11 12 15	; Operating Mode C ; Operating Mode D ; External Bus Disable bit in OMR ; PC relative logic disable ; Stop Delay ; Stack Extention space select ; Extended Stack Underflow Flag ; Extended Stack Overflow Flag ; Extended Stack Wrap Flag ; Stack Extended Enable ; Address Tracing Enable bit in OMR.
;; ; Equate ; ;	s for Viterbi	Acelerator
VIAC_VPMAR_B VIAC_VPMAR_A VIAC_VWADRR VIAC_VWEDR VIAC_VICR VIAC_VMR VIAC_VCSR VIAC_VODR VIAC_VPTR VIAC_VBMR VIAC_VIDR ;;	EQU \$FF9D EQU \$FF9C EQU \$FF9B EQU \$FF9A	;VIAC DPD input channel current address ;VIAC DPD input channel base address ;VIAC Path metric access register/FIFO B ;VIAC path metric access register/FIFO A ;VIAC Window error detection address register ;VIAC Window error detection data register ;VIAC counter register ;VIAC mode register ;VAIC command and status register ;Output data register ;Polynomial tap register
DPD_DCR DPD_DBAR DPD_DACN DPD_DWCR DPD_DBSR DPD_DTOR	EQU \$FFDF EQU \$FFDD EQU \$FFDC EQU \$FFDB EQU \$FFDA	;Base address register ;DPD Address counter ;Word count register ;Buffer Sze Register ;DPD Time out register

B-44

EQU

EQU

11

12

;Enables automatic restart of DPD

; Enables Terminal count interrupt



```
EQU
EQU
EQU
DPD WCIE
                        13
                                        ; Enables word count interrupt
DPD TE
                                        ; Enables start of a transfer
DPD DPE
                                        ; Enables operation of DPE
        EQUATES for MDI
MDI_SHARED_MEMORY_BASE equ
                               $3800
MDI IO BASE
                        $ff80
                equ
MDR IRQ BASE
                        $60
                equ
; WMDI DSP-side registers
                                               ;DSP-side receive register 0
MDI DRRO
                        MDI IO BASE+$f
                equ
                                              DSP-side receive register 1;DSP-side transmit register 0
MDI_DRR1
                        MDI_IO_BASE+$e
                equ
MDI_DTR0
                        MDI IO BASE+$d
              equ
                                              ;DSP-side transmit register 1
;DSP-side status register
MDI_DTR1
              equ MDI_IO_BASE+$c
MDI_DSR
                        MDI_IO_BASE+$b
                equ
                                                ;DSP-side control register
MDI DCR
                equ
                        MDI IO BASE+$a
; WMDI DSP-side Status Register (DSR) bits
                                                 ;DSP-side Flag 0
MDI DF0
                        0
                equ
MDI_DF1
                                                 ;DSP-side Flag 1
                        1
                equ
                                                 ;DSP-side Flag 2
MDI DF2
                        2
                equ
                                                 ;DSP Event Pending
MDI DEP
                equ
MDI_MPMO
                equ
                        5
                                                 ;MCU Power Mode bit 0
                                                 ;MCU Power Mode bit 1
MDI MPM1
                equ
MDI_DWSC
                        7
                                                 ;DSP Wake from Stop interrupt Clear
                equ
MDI_MCP
                       8
                                                 ;MCU Command Pending
                equ
MDI DTIC
                       9
                                                 ;DSP L1 Timer Interrupt clear
                equ
MDI DGIR1
                                                 ;DSP General Interrupt Request 1 bit
                equ
MDI DGIRO
                equ
                        11
                                                 ;DSP General Interrupt Request 0 bit
                                                 ;DSP Receive register 1 Full
MDI DRF1
                equ
                        12
MDI_DRF0
                                                 ;DSP Receive register 0 Full
                equ
                        13
MDI_DTE1
                        14
                                                 ;DSP Transmit register 1 Empty
                equ
                                                 ;DSP Transmit register 0 Empty
MDI DTEO
                        15
                equ
; WMDI DSP-side Control Register (DCR) bits
                                                 ;DSP-side MCU messaging flag 0
MDI DMF0
                        Λ
                equ
MDI_DMF1
                                                 ;DSP-side MCU messaging flag 1
                        1
                equ
                                                 ;DSP-side MCU messaging flag 2
MDI DMF2
                equ
MDI MCIE
                                                 ;MCU Command Interrupt Enable
                equ
MDI DRIE1
                                                ;DSP Recieve 1 Interrupt Enable
                equ
MDI DRIEO
                      13
                                                ;DSP Recieve 0 Interrupt Enable
                equ
MDI_DTIE1
                      14
                                                 ;DSP Transmit 1 Interrupt Enable
                equ
MDI_DTIE0
                                                 ;DSP Transmit 0 Interrupt Enable
                equ
        EQUATES for Base Band Port (BBP)
```



DSP Equates

```
Register Addresses of BBP
BBP PCRB
           EQU
                        ; BBP Port Control Register
                $FFAF
BBP_PRRB
           EQU
                $FFAE
                        ; BBP GPIO Direction Register
BBP_PDRB
          EQU
                $FFAD
                       ; BBP GPIO Data Register
                      ; BBP Transmit Data Register
BBP_TXB
           EQU $FFAC
                      ; BBP Time Slot Register
BBP_TSRB
           EQU
                $FFAB
                      ; BBP Receive Data Register
BBP RXB
           EQU
                $FFAA
BBP SSISRB EQU
                       ; BBP Status Register
                $FFA9
                        ; BBP Control Register C
BBP CRCB
           EQU
                $FFA8
BBP CRBB
           EQU
                $FFA7
                        ; BBP Control Register B
BBP_CRAB
           EQU
                        ; BBP Control Register A
                $FFA6
BBP_TCRB
                $FFA5
                        ; BBP Tran. Frame Preload counter
           EQU
                        ; BBP Rec. Frame Preload counter
BBP_RCRB
           EQU
                $FFA4
        BBP Control Register A Bit Flags
BBP_PSR
           EQU
                   15
                                ; Prescaler Range
BBP DC
           EQU
                   $1F00
                                ; Frame Rate Divider Control Mask (DCO-DC7)
BBP WL
           EQU
                   $6000
                                ; Word Length Control Mask (WLO-WL7)
        BBP Control register B Bit Flags
BBP_OF
           EQU
                   $3
                                ; Serial Output Flag Mask
BBP OF0
           EQU
                   0
                                ; Serial Output Flag 0
BBP OF1
           EQU
                                ; Serial Output Flag 1
                                ; BBP Tr Frame Cnt enable
BBP_TCE
           EQU
BBP_RCE
           EQU
                   5
                               ; BBP Rc Frame Cnt enable
BBP_TCIE
           EQU
                   6
                               ; BBP Tr Frame RO enable
                   7
                               ; BBP Rc Frame RO enable
BBP_RCIE
           EQU
                               ; BBP Transmit Enable
BBP TE
           EQU
                   8
BBP RE
           EQU
                   9
                               ; BBP Receive Enable
BBP TIE
           EQU
                   10
                               ; BBP Transmit Interrupt Enable
BBP RIE
           EQU
                   11
                               ; BBP Receive Interrupt Enable
BBP_TLIE
           EQU
                   12
                               ; BBP Transmit Last Slot Interrupt Enable
BBP_RLIE
           EQU
                   13
                               ; BBP Receive Last Slot Interrupt Enable
BBP_TEIE
                                ; BBP Transmit Error Interrupt Enable
           EQU
                   14
BBP REIE
                   15
                                ; BBP Receive Error Interrupt Enable
           EQU
       BBP Control Register C Bit Flags
                   0
BBP_SYN
           EQU
                                ; Sync/Async Control
BBP MOD
                                ; BBP Mode Select
           EQU
                   1
BBP SCD
           EQU
                   $1C
                                ; Serial Control Direction Mask
BBP SCD0
                                ; Serial Control O Direction
           EQU
BBP SCD1
           EQU
                   3
                                ; Serial Control 1 Direction
BBP_SCD2
           EQU
                                ; Serial Control 2 Direction
BBP_SCKD
                   5
                                ; Clock Source Direction
           EQU
BBP_CKP
           EQU
                   6
                                ; Clock Polarity
BBP_SHFD
           EQU
                                ; Shift Direction
                   $3000
BBP_FSL
           EQU
                                ; Frame Sync Length Mask (FSLO-FSL1)
BBP_FSL0
           EQU
                   12
                                ; Frame Sync Length 0
                   13
BBP_FSL1
           EQU
                                ; Frame Sync Length 1
```



```
BBP FSR
          EQU
                               ; Frame Sync Relative Timing
BBP FSP
          EQU
                               ; Frame Sync Polarity
       BBP Status Register Bit Flags
BBP IF
                               ; Serial Input Flag Mask
          EQU
BBP IF0
          EQU
                  0
                               ; Serial Input Flag 0
                               ; Serial Input Flag 1
BBP_IF1
          EQU
                  1
BBP_TFS
          EQU
                  2
                              ; Transmit Frame Sync Flag
BBP_RFS
          EQU
                  3
                              ; Receive Frame Sync Flag
BBP_TUE
                  4
                              ; Transmitter Underrun Error FLag
          EQU
                  5
                              ; Receiver Overrun Error Flag
BBP_ROE
          EQU
BBP TDE
          EQU
                               ; Transmit Data Register Empty
BBP_RDF
                               ; Receive Data Register Full
          EQU
       EQUATES for Serial Audio Port (SAP)
       Register Addresses Of SAP
SAP PCRA
          EQU $FFBF
                     ; SAP Port Control Register
SAP_PRRA EQU $FFBE
                     ; SAP GPIO Direction Register
SAP_PDRA EQU $FFBD
                     ; SAP GPIO Data Register
SAP_TXA
          EQU $FFBC
                      ; SAP Transmit Data Register
SAP_TSRA
          EQU $FFBB
                      ; SAP Time Slot Register
                     ; SAP Receive Data Register
SAP_RXA
          EQU $FFBA
                     ; SAP Status Register
SAP_SSISRA EQU $FFB9
                     ; SAP Control Register C
SAP_CRCA EQU $FFB8
                     ; SAP Control Register B
SAP_CRBA EQU $FFB7
                     ; SAP Control Register A
SAP_CRAA EQU $FFB6
SAP TCLR
          EQU $FFB5
                     ; SAP Timer Preload register
SAP_TCRA
          EQU $FFB4
                       ; SAP Timer count register
SAP_BCARA EQU $FFB3
                       ; SAP BRM constant A register
SAP_BCBRA EQU $FFB2
                      ; SAP BRM constant B register
       SAP Control Register A Bit Flags
SAP_PSR
          EQU
                  15
                              ; Prescaler Range
SAP_DC
          EQU
                  $1F00
                               ; Frame Rate Divider Control Mask (DCO-DC7)
SAP_WL
          EQU
                  $6000
                               ; Word Length Control Mask (WLO-WL7)
       SAP Control register B Bit Flags
SAP OF
          EQU
                               ; Serial Output Flag Mask
SAP_OF0
          EQU
                  0
                               ; Serial Output Flag 0
                               ; Serial Output Flag 1
SAP_OF1
          EQU
                  1
SAP_TCE
                  2
          EQU
                               ; SAP Timer enable
SAP_TE
          EQU
                  8
                               ; SAP Transmit Enable
                  9
                               ; SAP Receive Enable
SAP_RE
          EQU
                  10
SAP_TIE
          EQU
                               ; SAP Transmit Interrupt Enable
                  11
SAP_RIE
          EQU
                               ; SAP Receive Interrupt Enable
```

; SAP Transmit Last Slot Interrupt Enable

DSP Equates

SAP TLIE

EQU



```
; Interrupt Request Pins
          EQU I_VEC+$10 ; IRQA
I_IRQA
        EQU I_VEC+$12 ; IRQB - from DSP_IRQ pin
EQU I_VEC+$14 ; IRQC - from MDI wake up from stop
I_IRQB
I IROC
I IROD
          EOU
               I_VEC+$16 ; IRQD - from Protocol Timer wake from stop
;VIAC Interrupts
I_VIAC_PCMPL EQU
                     I_VEC+$1C
                                   ; VIAC Processing complete
I VIAC ERR
            EQU
                     I VEC+$1E
                                  ;VIAC Error
; Protocol Timer Interrupts
I_PT_CVR0 EQU I_VEC+$20 ; Protocol Timer CVR0
I_PT_CVR1 EQU I_VEC+$22 ; Protocol Timer CVR1
I_PT_CVR2 EQU I_VEC+$24 ; Protocol Timer CVR2
I_PT_CVR3 EQU I_VEC+$26 ; Protocol Timer CVR3
I PT CVR4
         EQU
              I VEC+$28 ; Protocol Timer CVR4
              I_VEC+$2A ; Protocol Timer CVR5
I_PT_CVR5
         EQU
              I_VEC+$2C ; Protocol Timer CVR6
I_PT_CVR6
         EQU
              I_VEC+$2E ; Protocol Timer CVR7
I_PT_CVR7
         EQU
              I_VEC+$30 ; Protocol Timer CVR8
I_VEC+$32 ; Protocol Timer CVR9
I_VEC+$34 ; Protocol Timer CVR10
I_VEC+$36 ; Protocol Timer CVR11
         EQU
I_PT_CVR8
I_PT_CVR9
          EQU
I_PT_CVR10 EQU
I_PT_CVR11 EQU
I_PT_CVR12 EQU
              I_VEC+$38 ; Protocol Timer CVR12
              I_VEC+$3A ; Protocol Timer CVR13
I_PT_CVR13 EQU
               I_VEC+$3C ; Protocol Timer CVR14
I_PT_CVR14 EQU
                I_VEC+$3E ; Protocol Timer CVR15
I_PT_CVR15 EQU
; SAP Interrupts
I_SAP_RD
          EQU I_VEC+$40 ; SAP Receive Data
              I_SAP_RDE EQU
I_SAP_RLS EQU
I_SAP_TD EQU
I_SAP_TDE EQU
              I_VEC+$4A ; SAP Transmit last slot
I_SAP_TLS
          EQU
I_SAP_TRO
               I_VEC+$4C ; SAP Timer counter roll-over
          EQU
;-----
; BBP Interrupts
I_VEC+$5A ; BBP Transmit Data With Exception Status
I_BBP_TDE
          EQU
```



DSP Equates

```
I BBP TLS
          EQU
              I_VEC+$5C ; BBP Transmit last slot
I_BBP_TRO
          EQU I_VEC+$5E ; BBP Transmit Frame Counter
; MDI DSP-side interrupts
I_MDI_RR1 EQU I_VEC+$64 ; MDI Receive Register 1 interrupt
I_MDI_TR0 EQU I_VEC+$66 ; MDI Transmit Register 0 interrupt
I_MDI_TR1 EQU I_VEC+$68 ; MDI Transmit Register 1 interrupt
;DPD Interrupts (DMA)
                    I_VEC+$6A ; DPD Terminal count interrupt I_VEC+$6C ; DPD Word count interrupt
I_DPD_TCNT
I_DPD_WCNT
I DPD TCNT
             EQU
             EQU
; INTERRUPT ENDING ADDRESS
I_INTEND EQU I_VEC+$FF ; last address of interrupt vector space
```



Appendix C Boundary Scan Register

This appendix provides detailed information on the Boundary Scan Register (BSR), including bit descriptions and the Boundary Scan Description Language (BSDL) listing for the DSP56654 in the 256-pin Plastic Ball Grid Array (PBGA) package.

C.1 BSR Bit Definitions

Table C-1 is a list of the BSR bit definitions.



Table C-1. BSR Bit Definitions

Table C-1. Box bit Definitions									
Bit #	Pin Name	Pin Type	Cell Type		Bit #	Pin Name	Pin Type		
0	DSP_DE	_	control	40	INT0	_	control		
1	DSP_DE	input/output	data	41	INT0	input/output	data		
2	TXB	_	control	42	COLUMN7	_	control		
3	TXB	input/output	data	43	COLUMN7	input/output	data		
4	RXB	_	control	44	COLUMN6	_	control		
5	RXB	input/output	data	45	COLUMN6	input/output	data		
6	RTSB	_	control	46	COLUMN5	_	control		
7	RTSB	input/output	data	47	COLUMN5	input/output	data		
8	CTSB	_	control	48	COLUMN4	_	control		
9	CTSB	input/output	data	49	COLUMN4	input/output	data		
10	ROW7	_	control	50	COLUMN3	-	control		
11	ROW7	input/output	data	51	COLUMN3	input/output	data		
12	ROW6	_	control	52	COLUMN2	-	control		
13	ROW6	input/output	data	53	COLUMN2	input/output	data		
14	ROW5	_	control	54	COLUMN1	-	control		
15	ROW5	input/output	data	55	COLUMN1	input/output	data		
16	ROW4	_	control	56	COLUMN0	-	control		
17	ROW4	input/output	data	57	COLUMN0	input/output	data		
18	ROW3	_	control	58	STO	output	data		
19	ROW3	input/output	data	59	RESET_IN_	input	data		
20	ROW2	_	control	60	RESET_OUT	output	data		
21	ROW2	input/output	data	61	BMOD	input	data		
22	ROW1	_	control	62	SIMRESET	_	control		
23	ROW1	input/output	data	63	SIMRESET	input/output	data		
24	ROW0	_	control	64	SENSE	-	control		
25	ROW0	input/output	data	65	SENSE	input/output	data		
26	INT7	_	control	66	SIMDATA	_	control		
27	INT7	input/output	data	67	SIMDATA	input/output	data		
28	INT6	_	control	68	PWR_EN	_	control		
29	INT6	input/output	data	69	PWR_EN	input/output	data		
30	INT5	_	control	70	SIMCLK	-	control		
31	INT5	input/output	data	71	SIMCLK	input/output	data		
32	INT4		control	72	XYD15		control		
33	INT4	input/output	data	73	XYD15	input/output	data		
34	INT3	_	control	74	XYD14	_	control		
35	INT3	input/output	data	75	XYD14	input/output	data		
36	INT2	_	control	76	XYD13	-	control		
37	INT2	input/output	data	77	XYD13	input/output	data		
38	INT1	_	control	78	XYD12	-	control		
39	INT1	input/output	data	79	XYD12	input/output	data		



Table C-1. BSR Bit Definitions (Continued)

					1	<u>-</u>	1
Bit #	Pin Name	Pin Type	Cell Type		Bit #	Pin Name	Pin Type
80	XYD11	_	control	120	DATA1	input/output	data
81	XYD11	input/output	data	121	DATA0	input/output	data
82	XYD10	_	control	122	CS5	output	data
83	XYD10	input/output	data	123	CS4_B	output	data
84	XYD9	_	control	124	CS3_B	output	data
85	XYD9	input/output	data	125	CS2_B	output	data
86	XYD8	_	control	126	RW_B	_	control
87	XYD8	input/output	data	127	EB[1:0]	_	control
88	XYD7	_	control	128	CS1_B	output	data
89	XYD7	input/output	data	129	CS0_B	output	data
90	XYD6	_	control	130	RW_B	input/output	data
91	XYD6	input/output	data	131	OE_B	output	data
92	XYD5	_	control	132	СКО	output	data
93	XYD5	output	data	133	СКОН	output	data
94	XYD4	_	control	134	CKIL	input	data
95	XYD4	output	data	135	EB0	input/output	data
96	XYD3	_	control	136	EB1	input/output	data
97	XYD3	output	data	137	ADDR0	input/output	data
98	XYD2	_	control	138	ADDR1	input/output	data
99	XYD2	output	data	139	ADDR2	input/output	data
100	XYD1	_	control	140	ADDR3	input/output	data
101	XYD1	output	data	141	ADDR[7:0]	_	control
102	XYD0	_	control	142	ADDR4	input/output	data
103	XYD0	output	data	143	ADDR5	input/output	data
104	DATA15	input/output	data	144	ADDR6	input/output	data
105	DATA14	input/output	data	145	ADDR7	input/output	data
106	DATA13	input/output	data	146	ADDR8	input/output	data
107	DATA12	input/output	data	147	ADDR9	input/output	data
108	DATA11	input/output	data	148	ADDR10	input/output	data
109	DATA10	input/output	data	149	ADDR11	input/output	data
110	DATA9	input/output	data	150	ADDR12	input/output	data
111	DATA8	input/output	data	151	ADDR13	input/output	data
112	DATA[7:0]	_	control	152	ADDR14	input/output	data
113	DATA[15:8]	_	control	153	ADDR15	input/output	data
114	DATA7	input/output	data	154	ADDR[19:8]	_	control
115	DATA6	input/output	data	155	ADDR16	input/output	data
116	DATA5	input/output	data	156	ADDR17	input/output	data
117	DATA4	input/output	data	157	ADDR18	input/output	data
118	DATA3	input/output	data	158	ADDR19	input/output	data
119	DATA2	input/output	data	159	ADDR20	output	data



BSR Bit Definitions

Table C-1 RSR Bit Definitions (Continued)

		Table C-1.	BSR Bit D	efinitio	ns (Continu	ied)	
Bit#	Pin Name	Pin Type	Cell Type		Bit #	Pin Name	Pin Type
160	ADDR21	output	data	200	TOUT0	input/output	data
161	XYA15	-	control	201	TOUT1	_	control
162	XYA15	output	data	202	TOUT1	input/output	data
163	XYA14	-	control	203	TOUT2	_	control
164	XYA14	output	data	204	TOUT2	input/output	data
165	XYA13	-	control	205	TOUT3	_	control
166	XYA13	output	data	206	TOUT3	input/output	data
167	XYA12	_	control	207	TOUT4	_	control
168	XYA12	output	data	208	TOUT4	input/output	data
169	XYA11	-	control	209	TOUT5	_	control
170	XYA11	output	data	210	TOUT5	input/output	data
171	XYA10	-	control	211	TOUT6	_	control
172	XYA10	output	data	212	TOUT6	input/output	data
173	XYA9	-	control	213	TOUT7	_	control
174	XYA9	output	data	214	TOUT7	input/output	data
175	XYA8	-	control	215	TOUT8	_	control
176	XYA8	output	data	216	TOUT8	input/output	data
177	XYA7	-	control	217	TOUT9	_	control
178	XYA7	output	data	218	TOUT9	input/output	data
179	XYA6	_	control	219	TOUT10	_	control
180	XYA6	output	data	220	TOUT10	input/output	data
181	XYA5	-	control	221	TOUT11	_	control
182	XYA5	output	data	222	TOUT11	input/output	data
183	XYA4	_	control	223	TOUT12	_	control
184	XYA4	output	data	224	TOUT12	input/output	data
185	XYA3	_	control	225	TOUT13	_	control
186	XYA3	output	data	226	TOUT13	input/output	data
187	XYA2	_	control	227	TOUT14	_	control
188	XYA2	output	data	228	TOUT14	input/output	data
189	XYA1	_	control	229	TOUT15	_	control
190	XYA1	output	data	230	TOUT15	input/output	data
191	XYA0	_	control	231	SPICS4A	_	control
192	XYA0	output	data	232	SPICS4A	input/output	data
193	XYST	-	control	233	SPICS3A	_	control
194	XYST	output	data	234	SPICS3A	input/output	data
195	XYRW	-	control	235	SPICS2A	_	control
196	XYRW	output	data	236	SPICS2A	input/output	data
197	XYSEL	_	control	237	SPICS1A	_	control
198	XYSEL	output	data	238	SPICS1A	input/output	data

199

TOUT0

control

control

239

SPICS0A



Table C-1. BSR Bit Definitions (Continued)

Bit #	Pin Name	Pin Type	Cell Type		Bit #	Pin Name	Pin Type
240	SPICS0A	input/output	data	276	SRDB	_	control
241	QSCKA	_	control	277	SRDB	input/output	data
242	QSCKA	input/output	data	278	STDB	_	control
243	MISOA	_	control	279	STDB	input/output	data
244	MISOA	input/output	data	280	SC2A	_	control
245	MOSIA	_	control	281	SC2A	input/output	data
246	MOSIA	input/output	data	282	SC1A	_	control
247	SPICS4B	_	control	283	SC1A	input/output	data
248	SPICS4B	input/output	data	284	SC0A	_	control
249	SPICS3B	_	control	285	SC0A	input/output	data
250	SPICS3B	input/output	data	286	SCKA	_	control
251	SPICS2B	_	control	287	SCKA	input/output	data
252	SPICS2B	input/output	data	288	SRDA	_	control
253	SPICS1B	_	control	289	SRDA	input/output	data
254	SPICS1B	input/output	data	290	STDA	_	control
255	SPICS0B	_	control	291	STDA	input/output	data
256	SPICS0B	input/output	data	292	PSTAT3	_	control
257	QSCKB	_	control	293	PSTAT3	input/output	data
258	QSCKB	input/output	data	294	PSTAT2	_	control
259	MISOB	_	control	295	PSTAT2	input/output	data
260	MISOB	input/output	data	296	PSTAT1	-	control
261	MOSIB	_	control	297	PSTAT1	input/output	data
262	MOSIB	input/output	data	298	PSTAT0	-	control
263	DSP_IRQ	input	data	299	PSTAT0	input/output	data
264	SCKB2	_	control	300	SIZ1	_	control
265	SCKB2	input/output	data	301	SIZ1	input/output	data
266	SRDB2	_	control	302	SIZ0	_	control
267	SRDB2	input/output	data	303	SIZ0	input/output	data
268	SCKB	_	control	304	CTSA_B	_	control
269	SCKB	input/output	data	305	CTSA_B	input/output	data
270	SC0B	_	control	306	RTSA_B	_	control
271	SC0B	input/output	data	307	RTSA_B	input/output	data
272	SC1B		control	308	RXA	_	control
273	SC1B	input/output	data	309	RXA	input/output	data
274	SC2B	_	control	310	TXA	_	control
275	SC2B	input/output	data	311	TXA	input/output	data

Boundary Scan Description Language

C.2 Boundary Scan Description Language

The following is a listing of the DSP56654 Boundary Scan Description Language.



```
-- MOTOROLA SEMICONDUCTOR ISRAEL
                                                              JTAG SOFTWARE
-- BSDL File Generated: Thu Jul 16 21:24:25 1998
-- Revision History:
entity SSP29701GC is
        generic (PHYSICAL_PIN_MAP : string := "PBGA256");
       port (
                TOT:
                        in
                                bit;
                TMS:
                        in
                                bit;
                DSP DE B:
                                inout
                                        bit;
                MCU_DE_B:
                                linkage bit;
                QVCCH:
                        linkage bit;
                TXB:
                        inout
                                bit;
                RXB:
                        inout
                                bit;
                RTSB B: inout
                                bit;
                CTSB B: inout
                                bit;
                ROW7:
                        inout
                                bit;
                ROW6:
                        inout
                                bit;
                ROW5:
                        inout
                                bit;
                ROW4:
                        inout
                                bit;
                GVDD:
                        linkage bit;
                GGND:
                        linkage bit;
                ROW3:
                        inout
                                bit;
                ROW2:
                        inout
                                bit;
                ROW1:
                        inout
                                bit;
                        linkage bit;
                QVCC:
                QGND:
                        linkage bit;
                ROW0:
                        inout
                                bit;
                INT7:
                        inout
                                bit;
                INT6:
                        inout
                                bit;
                INT5:
                        inout
                                bit;
                INT4:
                        inout
                                bit;
                        inout
                                bit;
                INT3:
                INT2:
                        inout
                                bit;
                INT1:
                        inout
                                bit;
                                bit;
                INTO:
                        inout
                COLUMN7:
                                inout
                                        bit;
                COLUMN6:
                                inout
                                        bit;
                COLUMN5:
                                inout
                                        bit;
                COLUMN4:
                                inout
                                        bit;
                COLUMN3:
                                inout
                                        bit;
                COLUMN2:
                                inout
                                        bit;
                COLUMN1:
                                inout
                                        bit;
                COLUMN0:
                                inout
                                        bit;
                        buffer bit;
                STO:
                RESET_IN_B:
                                in
                                        bit;
                RESET_OUT_B:
                                buffer
                                        bit;
                BMOD:
                                bit;
                        in
                SIMRESET B:
                                        bit;
                                inout
                SENSE: inout
                                bit;
                SIMDATA:
                                inout
                                        bit;
                BGND:
                        linkage bit;
                BVDD:
                        linkage bit;
                PWR EN: inout
                                bit;
                                bit;
                SIMCLK: inout
                P1GND:
                        linkage bit;
                PGND:
                        linkage bit;
                PCAP:
                        linkage bit;
                PVCC:
                        linkage bit;
                XYD15: inout
                                bit;
```

XYD14: XYD13: XYD12:	inout inout inout	bit; bit; bit;
XYD11: XYD10:	inout inout	bit; bit;
XYD9: XYD8:	inout inout	bit;
MGND: MVDD: XYD7:	linkage linkage inout	<pre>bit; bit; bit;</pre>
XYD6: XYD5:	inout	bit; bit;
XYD4: XYD3:	out out	bit; bit;
XYD2: XYD1:	out	bit;
XYD0: DATA15: DATA14:	out inout inout	<pre>bit; bit; bit;</pre>
DATA13: DATA12:	inout inout	bit; bit;
DATA11: DATA10:	inout inout	bit;
DATA9: DATA8: DGND:	inout inout linkage	<pre>bit; bit; bit;</pre>
DVDD: DATA7:	linkage inout	
DATA6: DATA5:	inout inout	bit;
DATA4: DATA3: DATA2:	inout inout inout	<pre>bit; bit; bit;</pre>
DATA1: DATA0:	inout inout	bit; bit;
CS5: CS4_B:	buffer buffer	bit;
CS3_B: CS2_B: CGND:	buffer buffer linkage	<pre>bit; bit; bit;</pre>
CVDD: CS1_B:	linkage buffer	
CS0_B: RW_B:	buffer inout	bit;
OE_B: CKO: FVDD:	buffer buffer linkage	bit; bit; bit;
FGND: CKOH:	linkage buffer	bit; bit;
CKIH: CKIL: EB_B0:	linkage in inout	<pre>bit; bit; bit;</pre>
EB_B1: ADDR0:	inout inout	bit; bit;
ADDR1: ADDR2: ADDR3:	inout inout inout	<pre>bit; bit; bit;</pre>
AGND: AVDD:	linkage linkage	bit;
ADDR4: ADDR5:	inout inout	bit; bit;
ADDR6: ADDR7: ADDR8:	inout inout inout	bit; bit; bit;

ADDR9:	inout	bit;
ADDR10:	inout	bit;
ADDR11:	inout	bit;
ADDR12:	inout	bit;
ADDR13:	inout	bit;
ADDR14:	inout	bit;
ADDR15:	inout	bit;
ADDR16:	inout	bit;
ADDR17:	inout	bit;
ADDR18:	inout	bit;
ADDR19: ADDR20:	inout	<pre>bit; bit;</pre>
	buffer buffer	bit;
ADDR21: XYA15:	out	bit;
XYA14:	out	bit;
XYA13:	out	bit;
XYA12:	out	bit;
XYA11:	out	bit;
XYA10:	out	bit;
XYA9:	out	bit;
XYA8:	out	bit;
XYA7:	out	bit;
LGND:	linkage	bit;
LVDD:	linkage	bit;
XYA6:	out	bit;
XYA5:	out	bit;
XYA4:	out	bit;
XYA3:	out	bit;
XYA2:	out	bit;
XYA1:	out	bit;
: 0AYX	out	bit;
XYST:	out	bit;
XYRW:	out	bit;
XYSEL:	out	bit;
TOUT0:	inout	bit;
TOUT1:	inout	bit;
TOUT2:	inout	bit;
TOUT3: TOUT4:	inout inout	<pre>bit; bit;</pre>
TOUT5:	inout	bit;
TOUT6:	inout	bit;
TOUT7:	inout	bit;
TOUT8:	inout	bit;
TOUT9:	inout	bit;
HGND:	linkage	bit;
HVDD:	linkage	bit;
TOUT10:	inout	bit;
TOUT11:	inout	bit;
TOUT12:		bit;
TOUT13: TOUT14:	inout	bit;
TOUT14:	inout	bit;
TOUT15:	inout	bit;
SPICS4A:	inout	bit;
SPICS3A:		bit;
SPICS2A:		bit;
SPICS1A:	inout	bit;
SPICSOA:		bit;
QSCKA:	inout	bit;
MISOA:	inout	<pre>bit; bit;</pre>
MOSIA: SPICS4B:	inout	bit;
SPICS4B:		bit;
SPICS3B:	inout	bit;
SPICS1B:		bit;
DI TODID.	111000	~± c /

```
SPICS0B:inout
                          bit;
                          bit;
         QSCKB: inout
         MISOB:
                          bit;
                  inout
         MOSIB:
                  inout
                          bit;
         DSP_IRQ_B:
                          in
                                   bit;
         SCKB2:
                  inout
                          bit;
         SRDB2:
                  inout
                          bit;
         SCKB:
                  inout
                          bit;
         SC0B:
                  inout
                          bit;
         SC1B:
                  inout
                          bit;
         SC2B:
                  inout
                          bit;
         SRDB:
                  inout
                          bit;
         STDB:
                  inout
                          bit;
         SC2A:
                  inout
                          bit;
         SC1A:
                  inout
                          bit;
         SC0A:
                  inout
                          bit;
         EGND:
                  linkage bit;
         EVDD:
                  linkage bit;
         SCKA:
                  inout
         SRDA:
                  inout
                          bit;
                  inout
         STDA:
                          bit;
         PSTAT3: inout
                          bit;
         PSTAT2: inout
                          bit;
         PSTAT1: inout
                          bit;
         KVDD:
                  linkage bit;
         KGND:
                  linkage bit;
         PSTAT0: inout
                          bit;
         SIZ1:
                  inout
                          bit;
         SIZ0:
                  inout
                          bit;
         MUX_CTL: linkage bit;
         CTSA_B: inout
                          bit;
         RTSA_B: inout
                          bit;
         RXA:
                  inout
                          bit;
         TXA:
                  inout
                          bit;
         TEST:
                  linkage bit;
         TRST_B: in
                          bit;
         TCK:
                  in
                          bit;
         TDO:
                          bit
            );
use STD_1149_1_1994.all;
 attribute COMPONENT_CONFORMANCE of SSP29701GC: entity is
 "STD_1149_1_1993";
 attribute PIN_MAP of SSP29701GC : entity is PHYSICAL_PIN_MAP;
 constant PBGA256 : PIN_MAP_STRING :=
                          G12, " &
H12, " &
         "TDI:
         "TMS:
         "DSP_DE_B:
                          G11, " &
         "MCU DE B:
                          H11, " &
                          J11, " &
         "QVCCH:
                          K11, " &
         "TXB:
                          J12, " &
         "RXB:
                          K12, " &
         "RTSB B:
                          L12, " &
         "CTSB_B:
                          J13, " &
         "ROW7:
                          J16, " &
         "ROW6:
                          J15, " &
         "ROW5:
                          J14, " &
         "ROW4:
                          M12, " &
         "GVDD:
         "GGND:
                          K16, " &
                          K15, " &
         "ROW3:
```



"ROW2:	K14,	" &
"ROW1:	K13,	" &
	-	Œ.
"QVCC:	L13,	" &
"OGND:	L16,	" &
~		
"ROW0:	L15,	" &
"INT7:	L14,	" &
"INT6:	M13,	" &
"INT5:	M14,	" &
"INT4:	M16,	" &
"INT3:	M15,	" &
"INT2:	N14,	" &
"INT1:	N15,	" &
"INTO:	N16,	
		Œ
"COLUMN7:	P14,	" &
"COLUMN6:		
	P15,	" &
"COLUMN5:	P16,	" &
	-	
"COLUMN4:	R16,	" &
"COLUMN3:	T14,	" &
"COLUMN2:	R15,	" &
"COLUMN1:	R14,	" &
"COLUMNO:	N13,	" &
"STO:	T13,	" &
		Œ.
"RESET_IN_B:	R13,	" &
"RESET_OUT_B:	P13,	" &
		Œ.
"BMOD:	R12,	" &
"SIMRESET_B:	T12,	" &
"SENSE:	P12,	" &
"SIMDATA:	N12,	" &
"BGND:	P11,	" &
"BVDD:	R11,	" &
"PWR_EN:	T11,	" &
"SIMCLK:	N11,	" &
"P1GND:	N10,	" &
"PGND:	P10,	" &
"PCAP:	R10,	" &
	-	
"PVCC:	T10,	" &
"XYD15:	P9,	" &
		Œ
"XYD14:	R9,	" &
"XYD13:	Т9,	" &
		Œ
"XYD12:	N9,	" &
"XYD11:	M11,	" &
		Œ.
"XYD10:	M10,	" &
"XYD9:	м9,	۱۱ ک
	M9,	Œ
"XYD8:	L10,	" &
"MGND:	L9,	۱۱ ک
		G.
"MVDD:	L8,	" &
"XYD7:	мб,	" &
	-	α
"XYD6:	N8,	" &
	Т8,	
"XYD5:		Œ
"XYD4:	R8,	" &
	-	
"XYD3:	P8,	" &
"XYD2:	М5,	" &
"XYD1:	т7,	α
"XYD0:	R7,	" &
	-	
"DATA15:	P7,	" &
"DATA14:	N7,	" &
	-	α
"DATA13:	Νб,	" &
"DATA12:	Тб,	" &
		G.
"DATA11:	R6,	" &
	-	
"DATA10:	P6,	œ
"DATA9:	N5,	" &
"DATA8:	P5,	α
"DGND:	Т5,	" &
	•	
"DVDD:	R5,	" &

Boundary Scan Description Language

"DATA7:			
"DATA/:	- 1		_
	P4,	"	&
"DATA6:	R4,	11	&
		11	
"DATA5:	Т4,		&
"DATA4:	Р3,	11	&
"DATA3:	R3,	11	&
"DATA2:	Т3,	11	&
"DATA1:	Т2,	п	&
"DATA0:	Т1,	"	&
"CS5:	R1,	п	&
	-		
"CS4_B:	P1,	11	&
"CS3_B:	R2,	11	&
		11	
"CS2_B:	Р2,	"	&
"CGND:	N4,	11	&
"CVDD:		п	
	N1,		&
"CS1 B:	N2,	"	&
"CS0_B:	N3,	11	&
"RW_B:	М2,	11	&
"OE B:	M1,	11	&
-			
"CKO:	м3,	11	&
"FVDD:	M4,	11	&
"FGND:	L3,	"	&
"CKOH:	L2,	11	&
		11	
"CKIH:	K4,	"	&
"CKIL:	K2,	11	&
"EB_B0:	K1,	"	&
"EB_B1:	J3,	11	&
		11	
"ADDR0:	J2,		&
"ADDR1:	J1,	11	&
"ADDR2:	J4,	11	&
"ADDR3:	L5,	11	&
"AGND:	K5,	п	&
"AVDD:	J5,	"	&
"ADDR4:	К6,	11	&
"ADDR5:	J6,	"	&
"ADDR6:	Н6,	11	&
		п	
"ADDR7:	G6,		&
"ADDR8:	Н5,	"	&
"ADDR9:	G5,	11	
			&
"ADDR10:	F5,	11	&
י 11סחחגיי	ĽΔ	11	۲-
"ADDR11:	H4,	"	&
"ADDR11: "ADDR12:	Н4, Н1,	"	& &
"ADDR12:	Н1,		&
"ADDR12: "ADDR13:	Н1, Н2,	"	& &
"ADDR12: "ADDR13: "ADDR14:	Н1,	11	&
"ADDR12: "ADDR13: "ADDR14:	Н1, Н2, Н3,	"	& & &
"ADDR12: "ADDR13: "ADDR14: "ADDR15:	H1, H2, H3, E5,	II II II	& & & &
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16:	H1, H2, H3, E5, G3,	 	& & & & & &
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16:	H1, H2, H3, E5, G3,	II II II	& & & &
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17:	H1, H2, H3, E5, G3, G4,	" " " " "	& & & & & &
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17: "ADDR18:	H1, H2, H3, E5, G3, G4, F4,	" " " " "	& & & & & & & & & & & & & & & & & & &
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17:	H1, H2, H3, E5, G3, G4,	" " " " "	& & & & & & &
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17: "ADDR18: "ADDR19:	H1, H2, H3, E5, G3, G4, F4,	" " " " "	& & & & & & & & & & & & & & & & & & &
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17: "ADDR18: "ADDR19: "ADDR20:	H1, H2, H3, E5, G3, G4, F1,	" " " " " " " " " " " " " " " " " " "	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17: "ADDR18: "ADDR19:	H1, H2, H3, E5, G3, G4, F4,	" " " " "	& & & & & & & & & & & & & & & & & & &
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17: "ADDR18: "ADDR19: "ADDR20: "ADDR21:	H1, H2, H3, E5, G3, G4, F1, F2,	" " " " " " " " " " " " " " " " " " "	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17: "ADDR18: "ADDR19: "ADDR20: "ADDR21: "XYA15:	H1, H2, H3, E5, G3, G4, F1, F2, F3,	11 11 11 11 11 11 11 11 11 11 11 11 11	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17: "ADDR18: "ADDR19: "ADDR20: "ADDR21: "XYA15: "XYA14:	H1, H2, H3, E5, G3, G4, F1, F2, F3, E4,	" " " " " " " " " " " " " " " " " " "	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17: "ADDR18: "ADDR19: "ADDR20: "ADDR21: "XYA15:	H1, H2, H3, E5, G3, G4, F1, F2, F3,	11 11 11 11 11 11 11 11 11 11 11 11 11	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17: "ADDR18: "ADDR19: "ADDR20: "ADDR21: "XYA15: "XYA14: "XYA13:	H1, H2, H3, E5, G3, G4, F1, F2, F3, E4, E3,	" " " " " " " " " " " " " " " " " " "	88888888888888888888888888888888888888
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17: "ADDR18: "ADDR19: "ADDR20: "ADDR21: "XYA15: "XYA14: "XYA13: "XYA12:	H1, H2, H3, E5, G3, G4, F1, F2, F3, E4, E1,	" " " " " " " " " " " " " " " " " " "	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17: "ADDR18: "ADDR19: "ADDR20: "ADDR21: "XYA15: "XYA14: "XYA13:	H1, H2, H3, E5, G3, G4, F1, F2, F3, E4, E3,	" " " " " " " " " " " " " " " " " " "	88888888888888888888888888888888888888
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17: "ADDR18: "ADDR19: "ADDR20: "ADDR21: "XYA15: "XYA14: "XYA14: "XYA13: "XYA11:	H1, H2, H3, E5, G3, G4, F1, F2, F3, E4, E3, E1,	" " " " " " " " " " " " " " " " " " "	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17: "ADDR18: "ADDR19: "ADDR20: "ADDR21: "XYA15: "XYA14: "XYA13: "XYA12: "XYA11: "XYA10:	H1, H2, H3, E5, G3, G4, F1, F2, F3, E4, E3, E1, D3,		***************************************
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17: "ADDR18: "ADDR19: "ADDR20: "ADDR21: "XYA15: "XYA14: "XYA13: "XYA12: "XYA11: "XYA10: "XYA9:	H1, H2, H3, E5, G3, G4, F1, F2, F3, E4, E3, E1, D2, D1,		8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17: "ADDR18: "ADDR19: "ADDR20: "ADDR21: "XYA15: "XYA14: "XYA13: "XYA12: "XYA11: "XYA10: "XYA9:	H1, H2, H3, E5, G3, G4, F1, F2, F3, E4, E3, E1, D2, D1,		88888888888888888888888888888888888888
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17: "ADDR18: "ADDR19: "ADDR20: "ADDR21: "XYA15: "XYA14: "XYA14: "XYA13: "XYA12: "XYA11: "XYA10: "XYA9: "XYA8:	H1, H2, H3, E5, G3, G4, F1, F2, F3, E4, E3, E1, C3,		8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17: "ADDR18: "ADDR19: "ADDR20: "ADDR21: "XYA15: "XYA14: "XYA13: "XYA14: "XYA13: "XYA10: "XYA10: "XYA9: "XYA8: "XYA7:	H1, H2, H3, E5, G4, F1, F2, F3, E4, E1, C2, C2,		88888888888888888888888888888888888888
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17: "ADDR18: "ADDR19: "ADDR20: "ADDR21: "XYA15: "XYA14: "XYA14: "XYA13: "XYA12: "XYA11: "XYA10: "XYA9: "XYA8:	H1, H2, H3, E5, G4, F1, F2, F3, E4, E1, C2, C2,		8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR16: "ADDR18: "ADDR19: "ADDR20: "ADDR21: "XYA15: "XYA14: "XYA13: "XYA14: "XYA10: "XYA10: "XYA9: "XYA9: "XYA8: "XYA7: "LGND:	H1, H2, H3, E5, G4, F1, F2, F3, E4, E3, E1, C2, C1,		8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR16: "ADDR18: "ADDR19: "ADDR20: "ADDR21: "XYA15: "XYA14: "XYA13: "XYA14: "XYA12: "XYA10: "XYA10: "XYA9: "XYA9: "XYA7: "LGND: "LVDD:	H1, H2, H3, E5, G3, G4, F1, F2, F3, E1, E2, D3, C2, C1, B1,		88888888888888888888888888888888888888
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17: "ADDR18: "ADDR19: "ADDR20: "ADDR21: "XYA15: "XYA14: "XYA13: "XYA14: "XYA10: "XYA10: "XYA9: "XYA8: "XYA7: "LGND: "LVDD: "XYA6:	H1, H2, H3, E5, G3, G4, F1, F2, F3, E1, E2, D3, D1, C2, C1, B1,		8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17: "ADDR18: "ADDR19: "ADDR20: "ADDR21: "XYA15: "XYA14: "XYA13: "XYA14: "XYA10: "XYA10: "XYA9: "XYA8: "XYA7: "LGND: "LVDD: "XYA6:	H1, H2, H3, E5, G3, G4, F1, F2, F3, E1, E2, D3, D1, C2, C1, B1,		88888888888888888888888888888888888888
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17: "ADDR18: "ADDR19: "ADDR20: "ADDR21: "XYA15: "XYA14: "XYA13: "XYA12: "XYA11: "XYA10: "XYA9: "XYA9: "XYA8: "XYA7: "LGND: "LVDD: "XYA6: "XYA5:	H1, H2, H3, E5, G3, G4, F1, F2, F3, E4, E3, D2, D1, C2, C1, B1, A2,		88888888888888888888888888888888888888
"ADDR12: "ADDR13: "ADDR14: "ADDR15: "ADDR16: "ADDR17: "ADDR18: "ADDR19: "ADDR20: "ADDR21: "XYA15: "XYA14: "XYA13: "XYA14: "XYA10: "XYA10: "XYA9: "XYA8: "XYA7: "LGND: "LVDD: "XYA6:	H1, H2, H3, E5, G3, G4, F1, F2, F3, E1, E2, D3, D1, C2, C1, B1,		88888888888888888888888888888888888888

"XYA3:	B2, "	&
"XYA2:	B3, "	&
"XYA1:	D4, "	&
"XYA0:	A4, "	&
"XYST:	В4, "	&
"XYRW:	C4, "	&
"XYSEL:	B5, "	&
"TOUT0:	A5, "	&
"TOUT1:	C5, "	&
"TOUT2:	D5, "	&
"TOUT3:	C6, "	&
"TOUT4:	Вб, "	&
"TOUT5:		
	110,	&
"TOUT6:	Δ0,	£
"TOUT7:	D7, "	&
"TOUT8:	C7, "	&
"TOUT9:	B7, "	&
"HGND:	A7, "	&
"HVDD:	C8, "	&
"TOUT10:	B8, "	&
"TOUT11:	A8, "	&
"TOUT12:	D8, "	&
"TOUT13:	E6, "	&
"TOUT14:	E7, "	&
"TOUT15:	E8, "	&
"SPICS4A:	F7, "	&
"SPICS3A:	шJ,	& " ہ
"SPICS2A:	E10,	~
"SPICS1A:	E11,	" &
"SPICSOA:	D9, "	&
"QSCKA:	A9, "	&
"MISOA:	В9, "	&
"MOSIA:	C9, "	&
"SPICS4B:	E12,	₩ &
"SPICS3B:	A10,	₩ &
"SPICS2B:	В10,	" &
"SPICS1B:	C10,	" &
"SPICSOB:	D10,	" &
"QSCKB:	D11,	" &
"MISOB:	C11,	" &
"MOSIB:	D12,	" &
"DSP IRQ B:	C12,	" &
"SCKB2:	A12,	" &
"SRDB2:	B12,	Œ
		Œ
"SCKB:	C13,	œ
"SCOB:	B13,	Œ
"SC1B:	A13,	" &
"SC2B:	C14,	" &
"SRDB:	В14,	" &
"STDB:	A14,	" &
"SC2A:	A15,	" &
"SC1A:	A16,	" &
"SCOA:	В16,	" &
"EGND:	C16,	" &
"EVDD:	В15,	" &
"SCKA:	C15,	" &
"SRDA:	D13,	" &
"STDA:	D16,	" &
"PSTAT3:	D10,	" &
"PSTAT2:	D13,	" &
"PSTAT1:	E15,	
"KVDD:	E16,	
"KGND:	E16,	Œ
"RGND:	E14, E13,	" & " &



Boundary Scan Description Language

```
F14, " &
        "SIZ1:
                         F15, " & F16, " & F13, " & G13, " &
        "SIZO:
        "MUX CTL:
        "CTSA B:
        "RTSA_B:
                         G14, " &
        "RXA:
        "TXA:
                         G15, " &
                         G16, " &
        "TEST:
                         H14, " &
        "TRST_B:
                         H13, " &
        "TCK:
        "TDO:
                         F12 ";
                         of
attribute TAP_SCAN_IN
                                  TDI : signal is true;
attribute TAP_SCAN_OUT
                          of
                                  TDO: signal is true;
attribute TAP_SCAN_MODE of
                                  TMS: signal is true;
attribute TAP_SCAN_RESET of
                              TRST_B : signal is true;
attribute TAP_SCAN_CLOCK of
                                  TCK: signal is (20.0e6, BOTH);
attribute INSTRUCTION_LENGTH of SSP29701GC : entity is 4;
attribute INSTRUCTION OPCODE of SSP29701GC : entity is
                         (0000)," &
   "EXTEST
                         (0001)," & (0010)," & (0011)," &
   "SAMPLE
   "IDCODE
   "ENABLE_MCU_ONCE
                         (0100)," &
   "HIGHZ
                         (0101)," &
   "CLAMP
                         (0110)," &
   "ENABLE_DSP_ONCE
                         (0111)," &
   "DSP_DEBUG_REQUEST
   "BYPASS
                         (1111, 1000, 1001, 1010, 1011, 1100, 1101, 1110)";
attribute INSTRUCTION_CAPTURE of SSP29701GC : entity is "0001";
attribute IDCODE_REGISTER of SSP29701GC : entity is
                    & -- version
& -- manufacturer's use
   "000110"
   "0001000110"
                    & -- sequence number
                   & -- manufacturer identity
   "0000001110"
                      -- 1149.1 requirement
attribute REGISTER_ACCESS of SSP29701GC : entity is
             (ENABLE MCU ONCE, ENABLE DSP ONCE, DSP DEBUG REQUEST) ";
attribute BOUNDARY_LENGTH of SSP29701GC : entity is 312;
attribute BOUNDARY_REGISTER of SSP29701GC : entity is
-- num
          cell
                port
                                func
                                         safe [ccell dis rslt]
```



" 0	(BC_1,	* ,	control		1),"	&		
"1	(BC_1,		B, bidir		0,	1,	Z),"	&
"2	(BC_1,		control		1),"	&	4 / ,	Œ
"3	(BC_1,	TXB,	bidir,		1),	1,	Z),"	&
"4	(BC_0,	1AD,			2, 1),"	=	4),	Œ
_		* ,	control			&	F7 \ "	•
"5 "C	(BC_6,	RXB,	bidir,		4,	1,	Z),"	&
"6	(BC_1,	*,	control		1),"	&	7 \ "	_
"7	(BC_6,		bidir,		6,	1,	Z),"	&
"8	(BC_1,	* ,	control		1),"	&		
"9	(BC_6,		bidir,		8,	1,	Z),"	&
"10	$(BC_1,$	*,	control		1),"	&		
"11	(BC_6,	ROW7,			10,	1,	Z),"	&
"12	$(BC_1,$	*,	control	,	1),"	&		
"13	$(BC_6,$	ROW6,	bidir,	Х,	12,	1,	Z),"	&
"14	(BC_1,	*,	control	,	1),"	&		
"15	(BC_6,	ROW5,	bidir,		14,	1,	Z),"	&
"16	(BC_1,	*,	control		1),"	&		
"17	(BC 6,	ROW4,	bidir,		16,	1,	Z),"	&
"18	(BC_1,	*,	control		1),"	_ , &	-	
"19	(BC_6,	ROW3,	bidir,		18,	1,	Z),"	&
"20	(BC 1,	*,	control		1),"	&	2,,	٠.
"21	(BC_1,	ROW2,	bidir,		20,	1,	Z),"	&
"22	(BC_0,	*,	control		1),"	&	۷),	Œ.
"23			bidir,		22,		Z),"	,
"23 "24	(BC_6,	ROW1,				1,	۷), "	&
	(BC_1,	* ,	control		1),"	&	F \ "	•
"25	(BC_6,	ROW0,	bidir,		24,	1,	Z),"	&
"26	(BC_1,	* ,	control		1),"	&	7 \ "	_
"27	(BC_6,	INT7,	bidir,		26,	1,	Z),"	&
"28	(BC_1,	*,	control		1),"	&		
"29	(BC_6,	INT6,	bidir,		28,	1,	Z),"	&
"30	$(BC_1,$	*,	control		1),"	&		
"31	(BC_6,	INT5,	bidir,		30,	1,	Z),"	&
"32	$(BC_1,$	*,	control	,	1),"	&		
"33	$(BC_6,$	INT4,	bidir,	Х,	32,	1,	Z),"	&
"34	$(BC_1,$	*,	control	,	1),"	&		
"35	(BC 6,	INT3,	bidir,		34,	1,	Z),"	&
"36	(BC_1,	*,	control		1),"	&		
"37	(BC_6,	INT2,	bidir,		36,	1,	Z),"	&
"38	(BC 1,	*,	control		1),"	_ , &	-	
"39	(BC_6,	INT1,	bidir,		38,	ı,	Z),"	&
"40	(BC_1,	*,	control		1),"	&	2,,	٠.
"41	(BC_1,		bidir,		40,	1,	Z),"	&
"42	(BC_0,	*,	control		1),"	£ , &	۷),	Œ
		COLUMN7			42,		Z),"	ç
						1,	∠),	œ
"44 "45	(BC_1,	* ,	control		1),"	& 1	DZ \	_
"45 "46	(BC_6,		, bidir,		44,	1,	Z),"	&
"46 "45	(BC_1,		control		1),"	&		
"47	(BC_6,		, bidir,		46,	1,	Z),"	&
"48	(BC_1,		control		1),"	&		
"49	(BC_6,		, bidir,	Х,	48,	1,	Z),"	&
"50	(BC_1,	*,	control	•	1),"	&		
"51	(BC_6,		, bidir,	Х,	50,	1,	Z),"	&
"52	$(BC_1,$	•	control	•	1),"	&		
"53	$(BC_6,$	COLUMN2	, bidir,	Х,	52,	1,	Z),"	&
"54	$(BC_1,$	* ,	control	,	1),"	&		
"55	(BC_6,	COLUMN1	, bidir,	Х,	54,	1,	Z),"	&
"56	(BC 1,	* ,	control		1),"	&	- ·	
"57	(BC_6,		, bidir,		56,	ı,	Z),"	&
"58	(BC_1,		output2		X),"	&	, ,	
"59	(BC_1,							
"60		RESET_O		tout?	" & X)	," &		
"61		BMOD,		X) "	۶۲)	, α		
"62	(BC 1	*,	control					
UZ	(BC_1,	,	control	,	1),"	&		

"63	(BC 6,	STMRESE	T_B, bidir,	Χ.	62.	1,	Z),"	&	
"64		*	control.	21,	1),"	&	<i>4</i> / <i>/</i>	Œ	
"65	(BC 6,	SENSE.	control, bidir, X,		64,	Ĩ,	Z),"	&	
"66	(BC_1,				1),"	~ <i>,</i>	-		
"67	(BC_6,	SIMDATA	, bidir, X,		66,	1,	Z),"	&	
"68	(BC_1,		control,		1),"	&			
"69	(BC_6,		bidir, X,		68,	1,	Z),"	&	
"70	(BC_1,	*,	control,		1),"	&			
"71	(BC_6,	SIMCLK,	bidir, X,		70,	1,	Z),"	&	
"72	$(BC_1,$	* .	control.		1),"	&			
"73	(BC_6,	XYD15,	bidir, X,		72,	1,	Z),"	&	
"74	$(BC_1,$	*,	control,		1),"	&			
"75	$(BC_6,$				74,	1,	Z),"	&	
"76	(BC_1,		control,		1),"	&			
"77	(BC_6,		bidir, X,		76,	1,	Z),"	&	
"78	(BC_1,	* ,	control,		1),"	&	F7 \ II	6	
"79 "00	(BC_6,	XYDIZ,	bidir, X,		78,	1,	Z),"	&	
"80 "01	(BC_1,		control,		1),"	& 1	FZ \	c	
"81 "82	(BC_6, (BC_1,		bidir, X, control,		80, 1),"	1,	Z),"	&	
"83	(BC_1,		bidir, X,		82,	& 1,	Z),"	&	
"84	(BC_0,	XIDIU,	control,		02, 1),"	т, &	4),	œ	
"85	(BC_1,		bidir, X,		84,	α 1,	Z),"	&	
"86	(BC_0,	*	control,		1),"	&	Δ),	O.	
"87	(BC_6,		bidir, X,		86	1,	Z),"	&	
"88	(BC_1,	*	control,		1),"	£ ,	4 / ,	Œ.	
"89	(BC_6,		bidir, X,		88,	1,	Z),"	&	
"90	(BC_1,	*.	control.		1),"	&	_	~	
"91	(BC_6,	XYD6,	control, bidir, X,		90,	ĩ,	Z),"	&	
"92	(BC_1,	*,	control,		1),"	&	, ,		
"93	(BC_1,				Х,	92,	1,	Z),"	&
"94	(BC_1,	*,	control,		1),"	&	•		
"95	(BC_1,		control, output3,		Х,	94,	1,	Z),"	&
"96	$(BC_1,$	* ,	control,		1),"	&			
"97	$(BC_1,$	XYD3,	output3,		Χ,	96,	1,	Z),"	&
"98	$(BC_1,$		control,		1),"	&			
"99	$(BC_1,$				Χ,	98,	1,	Z),"	&
"100	(BC_1,	*,	control,		1),"	&			
"101	(BC_1,	XYD1,			Х,	100,	1,	Z),"	&
"102	(BC_1,	*,	COLLEGE,			&	-	-\ "	_
"103	(BC_I,	XYDU,	output3, bidir, X,		X,	102, 1,	1,	Z),"	&
"104	(BC_6,	DATAI5,	blair, X,		113,	⊥,	Z),"	&	
"105 "106	(BC_6,	DATA14,	bidir, X,		113,	1,	Z),"	&	
			bidir, X,				Z),"	&	
"107 "108	(BC_6,		bidir, X, bidir, X,		113, 113,	1,	Z),"	&	
"109	(BC_6, (BC_6,				113,	1, 1,	Z)," Z),"	& &	
"110	(BC_6,		bidir, X,		113,	1,	Z), Z),"	&	
"111	(BC_6,	DATA8,			113,	1,	Z),"	&	
"112	(BC_1,	*,	control,		1),"	<u> </u>	<u> </u>	Œ.	
"113	(BC_1,	*,	control,		1),"	&			
"114	(BC_6,	DATA7,			112,	ı,	Z),"	&	
"115	(BC_6,	DATA6,	bidir, X,		112,	1,	Z),"	&	
"116	(BC_6,				112,	1,	Z),"	&	
"117	(BC_6,	DATA4,	bidir, X,		112,	1,	Z),"	&	
"118	(BC_6,	DATA3,			112,	1,	Z),"	&	
"119	(BC_6,				112,	1,	Z),"	&	
"120	(BC_6,	DATA1,	bidir, X,		112,	1,	Z),"	&	
"121	$(BC_6,$	DATA0,	bidir, X,		112,	1,	Z),"	&	
"122	$(BC_1,$	CS5,	output2,		X),"	&			
"123	$(BC_1,$	CS4_B,			X),"	&			
"124	$(BC_1,$				X),"	&			
"125		CS2_B,			X),"	&			
"126	$(BC_1,$	*,	control,		1),"	&			



"127	(BC_1,	*	control,	1),"	&			
"128	(BC_1,		output2,	X),"	&			
"129	(BC_1,	CSO_B,		X),"	&			
"130	(BC_1,	RW B,	bidir, X,	126,	1,	Z),"	&	
"131				X),"		<u> </u>	œ	
"132	(BC_1,	OE_B,	output2,		&			
	(BC_1,	CKO,	output2,	X),"	&			
"133	(BC_1,	CKOH,	output2,	X),"	&			
"134	(BC_1,	CKIL,	input, X),"	&		-\	_	
"135	(BC_6,	EB_B0,	bidir, X,	127,	1,	Z),"	&	
"136	(BC_6,	EB_B1,	bidir, X,	127,	1,	Z),"	&	
"137		-	bidir, X,	141,	1,	Z),"	&	
"138	(BC_6,	-	bidir, X,	141,	1,	Z),"	&	
"139	(BC_6,	•	bidir, X,	141,	1,	Z),"	&	
"140	(BC_6,	ADDR3,	bidir, X,	141, 141,	1,	Z),"	&	
"141	$(BC_1,$	*,	control,	1),"	&			
"142	$(BC_6,$	ADDR4,	bidir, X,	141,	1,	Z),"	&	
"143	$(BC_6,$	ADDR5,	bidir, X,	141, 141,	1,	Z),"	&	
"144	(BC_6,	ADDR6,	bidir, X,	141,	1,	Z),"	&	
"145	(BC 6,	ADDR7,	bidir, X,		1,	Z),"	&	
"146	(BC_6,	ADDR8,	bidir, X,	141, 154,	1,	Z),"	&	
"147	(BC 6,	ADDR9.	bidir, X,	154,	1,	Z),"	&	
"148		ADDR10,			1,	Z),"	&	
"149			bidir, X,	154, 154,	1,	Z),"	&	
"150	(BC 6,		bidir, X,	154,	1,	Z),"	&	
"151			bidir, X,		1,	Z),"	&	
"152			bidir, X,	154, 154,	1,	Z), Z),"	&	
"153			bidir, X,	154,	1,	Z), Z),"	&	
"154	(BC_6,		control,			<u>4</u>),	œ	
"15 4 "155	(BC_1,	", 7DDD16	bidir, X,	1),"	& 1	7 \ II	c	
	(BC_6,			154,	1,	Z),"	&	
"156	(BC_6,		bidir, X,	154,	1,	Z),"	&	
"157	(BC_6,	ADDRI8,	bidir, X,	154,	1,	Z),"	&	
"158			bidir, X,	154,	1,	Z),"	&	
"159	(BC_1,		output2,	X),"	&			
"160	(BC_1,		output2,	X),"	&			
"161	(BC_1,		control,	1),"	&		-\ "	_
"162	(BC_1,		output3,	X,	161,	1,	Z),"	&
"163	(BC_1,		control,	1),"	&	1		
"164	(BC_1,		output3,	X,	163,	1,	Z),"	&
"165	(BC_1,	*,		1),"	& 165	1		
"166 "167	(BC_1,		output3,	X, 1),"	165,	1,	Z),"	&
"167	(BC_1,	*,			&	1		
"168	(BC_1,		output3,	X,	167,	1,	Z),"	&
"169	(BC_1,	*,	control,	1),"	&	1		
	(BC_1,			X,	169,	1,	Z),"	&
"171	(BC_1,	*,	control,	1),"	&	1		
"172	(BC_1,	XYA10,	output3,	X, 1),"	171,	1,	Z),"	&
"173	(BC_1,	* ,	control,		&	1		
"174	(BC_1,	XYA9,	output3,	X,	173,	1,	Z),"	&
"175	(BC_1,	* ,	control,	1),"	&	-		
"176	(BC_1,	XYA8,	output3,	Χ,	175,	1,	Z),"	&
"177	(BC_1,	* , _	control,	1),"	&	_		
"178	(BC_1,	XYA7,	output3,	Х,	177,	1,	Z),"	&
"179	(BC_1,	*,	control,	1),"	&	_		
"180	$(BC_1,$	хүаб,	output3,	Х,	179,	1,	Z),"	&
"181	$(BC_1,$	*,	control,	1),"	&			
"182	$(BC_1,$	XYA5,	output3,	Х,	181,	1,	Z),"	&
"183	$(BC_1,$	* ,	control,	1),"	&			
"184	$(BC_1,$	XYA4,	output3,	Χ,	183,	1,	Z),"	&
"185	$(BC_1,$	*,	control,	1),"	&			
"186	$(BC_1,$	XYA3,	output3,	Х,	185,	1,	Z),"	&
"187	$(BC_1,$	* ,	control,	1),"	&			
"188	$(BC_1,$	XYA2,	output3,	Х,	187,	1,	Z),"	&
"189	$(BC_1,$	*,	control,	1),"	&			
"190	$(BC_1,$	XYA1,	output3,	Х,	189,	1,	Z),"	&

Boundary Scan Description Language

"191	(BC_1,	*,	control,	1),"	&			
"192	(BC_1,	, XYAO	011+011+2	v	191,	1,	Z),"	&
"193	(BC_1,	*,	control,	1),"	&	•	, ,	
"194	(BC_1,	XYST,	output3,	х,	193,	1,	Z),"	&
"195	(BC_1,	*,	acret rol	1),"	&	ŕ		
"196	(BC_1,	XYRW,	output3,	х,	195,	1,	Z),"	&
"197	(BC_1,	*,	control,	1),"	&	ŕ		
"198	(BC 1,	XYSEL,	output 3	Х,	197,	1,	Z),"	&
"199	(BC_1,	*,	control,	1),"	&			
"200	(BC_6,	TOUT0,	bidir, X,		1,	Z),"	&	
"201	(BC_1,	*,	control,	1),"	&			
"202	(BC_6,		bidir, X,	201,	1,	Z),"	&	
"203	(BC_1,	*,	control,	1),"	&			
"204	$(BC_6,$	TOUT?	bidir. X.	203,	1,	Z),"	&	
"205	$(BC_1,$	*,	control,	1),"	&			
"206	(BC_6,	TOUT3,	bidir, X,	205,	1,	Z),"	&	
"207	$(BC_1,$	*,	control,	1),"	&			
"208	(BC_6,	TOUT4,	bidir, X,	207,	1,	Z),"	&	
"209	$(BC_1,$	*,	control,	1),"	&			
"210	(BC_6,	TOUT5,	bidir, X,	209, 1),"	1,	Z),"	&	
"211	$(BC_1,$	* ,	control,		&			
"212	(BC_6,	TOUT6,	bidir, X,	211,	1,	Z),"	&	
"213	$(BC_1,$	* ,	control,	1),"	&			
"214	(BC_6,	TOUT7,	bidir, X,	213,	1,	Z),"	&	
"215	$(BC_1,$	* ,	control,	1),"	&			
"216	(BC_6,	TOUT8,	<pre>bidir, X, control,</pre>	215, 1)," 217.	1,	Z),"	&	
"217	$(BC_1,$			1),"	&			
"218	(BC_6,	TOUT9,	bidir, X,	,	1,	Z),"	&	
"219	$(BC_1,$	* ,	control,	1),"	&			
"220	(BC_6,	TOUT10,	bidir, X,	219,	1,	Z),"	&	
"221	$(BC_1,$	*,	control,	1),"	&			
"222	$(BC_6,$	TOUT11,	bidir, X, control,	221, 1),"	1,	Z),"	&	
"223	$(BC_1,$				&			
"224	$(BC_6,$		bidir, X,	223,	1,	Z),"	&	
"225	$(BC_1,$		control,	1),"	&			
"226	$(BC_6,$		bidir, X,	225,	1,	Z),"	&	
"227	$(BC_1,$	*,	control,	1),"	&			
"228	(BC_6,	TOUT14,	bidir, X,	227,	1,	Z),"	&	
"229	(BC_1,	* ,	control,	1),"	&			
"230	(BC_6,	TOUT15,	bidir, X,	229,		Z),"	&	
"231	(BC_1,	*,	control,	1),"	&			
"232	(BC_6,	SPICS4A	, bidir, X,	231,	1,	Z),"	&	
"233	(BC_1,	*,	control,	1),"	&		_	
"234			A, bidir, X,	233,		Z),"	&	
"235	(BC_1,		control,	1),"	&	7 \ "		
"236	(BC_6,		A, bidir, X,	235,	1,	Z),"	&	
"237	(BC_1,	*,	control,	1),"	& 1	7 \ II	c	
"238	(BC_6,		A, bidir, X,	237,	1,	Z),"	&	
"239	(BC_1,	*,	control,	1),"	& 1	7 \ "	c	
"240 "241	(BC_6,		, bidir, X,	239,	1,	Z),"	&	
"241	(BC_1,	*, QSCKA,	control,	1),"	& 1	Z),"	c	
"242 "243	(BC_6,		bidir, X, control,	241,	1,	۷), "	&	
"243	(BC_1, (BC_6,	*,	bidir, X,	1)," 243,	& 1	7\"	&	
"24 4			control,	243, 1),"	1, &	Z),"	œ	
"245 "246	(BC_1,	*, MOCTA	bidir, X,	245,	1,	Z),"	&	
"247	(BC_6, (BC_1,	*,	control,	1),"	£, &	۷,,	α	
"248	(BC_1,		B, bidir, X,	247,	1,	Z),"	&	
"249	(BC_0,	*,	control,	1),"	¥, &	4/,	Œ.	
"250	(BC_1,		B, bidir, X,	249,	1,	Z),"	&	
"251	(BC_0,	*,		1),"	£, &	4,,	u.	
" 252	(BC_1,		B, bidir, X,	251,	1,	Z),"	&	
"253	(BC_1,		control,	1),"	&	-,,	~	
"254			B, bidir, X,	253,		Z),"	&	
	_ <u>~_</u> • /		,	,	-,	- , ,		



" 2EE	/ DC 1	*	control	1 \ "	ç		
"255 "256	(BC_1, (BC_6,	*, SDICSOR	control, , bidir, X,	1)," 255,	& 1,	Z),"	&
"257	(BC_0,	*,	control,	233, 1),"	£, &	۷),	œ
"258	(BC_1,	QSCKB,	bidir, X,	257,	1,	Z),"	&
"259	(BC_0,	*,	control,	1),"	& &	۷),	Œ
"260	(BC_1,	MISOB,	bidir, X,	259,	1,	Z),"	&
"261	(BC_0,	*,	control,	1),"	<u>.</u> ,	4),	Œ
"262	(BC_1,	MOSIB,	bidir, X,	261,	1,	Z),"	&
"263	(BC_1,		_B, input, X),"	& &	Τ,	4),	Œ
"264	(BC 1,	*,	control,	1),"	&		
"265	(BC_6,	SCKB2,	bidir, X,	264,	1,	Z),"	&
"266	(BC 1,	*,	control,	1),"	&	4,,	Œ.
"267	(BC_6,	SRDB2,	bidir, X,	266,	1,	Z),"	&
"268	(BC_1,	*,	control,	1),"	&	2,,	ű.
"269	(BC_6,	SCKB,	bidir, X,	268,	Ĩ,	Z),"	&
"270	(BC 1,	*,	control,	1),"	&	_	~
"271	(BC_6,	SCOB,	bidir, X,	270,	1,	Z),"	&
"272	(BC_1,	*,	control,	1),"	_ , &	-	
"273	(BC 6,	SC1B,	bidir, X,	272,	1,	Z),"	&
"274	(BC_1,	*,	control,	1),"	&	_	~
"275	(BC_6,	SC2B,	bidir, X,	274,	1,	Z),"	&
"276	(BC 1,	*,	control,	1),"	_ , &	-	
"277	(BC_6,	SRDB,	bidir, X,	276,	1,	Z),"	&
"278	(BC_1,	*,	control,	1),"	_ , &	-	
"279	(BC_6,	STDB,	bidir, X,	278,	1,	Z),"	&
"280	(BC_1,	*,	control,	1),"	~ <i>,</i>	-	
"281	(BC_6,	SC2A,	bidir, X,	280,	1,	Z),"	&
"282	(BC 1,	*,	control,	1),"	_ , &	-	
"283	(BC_6,	SC1A,	bidir, X,	282,	1,	Z),"	&
"284	(BC_1,	*,	control,	1),"	&	, ,	
"285	(BC 6,	SCOA,	bidir, X,	284,	1,	Z),"	&
"286	(BC_1,	*,	control,	1),"	&	, ,	
"287	(BC_6,	SCKA,	bidir, X,	286,	1,	Z),"	&
"288	(BC 1,	*,	control,	1),"	&	, ,	
"289	(BC_6,	SRDA,	bidir, X,	288,	1,	Z),"	&
"290	(BC_1,	*,	control,	1),"	&	, ,	
"291	(BC 6,	STDA,	bidir, X,	290,	1,	Z),"	&
"292	(BC_1,	*,	control,	1),"	&	, ,	
"293	(BC_6,		bidir, X,	292,	1,	Z),"	&
"294	(BC 1,	*,	control,	1),"	&	, ,	
"295	(BC_6,		bidir, X,	294,	1,	Z),"	&
"296	(BC_1,	*,	control,	1),"	&		
"297	(BC_6,		bidir, X,	296,	1,	Z),"	&
"298	(BC_1,	*,	control,	1),"	&		
"299	(BC_6,		bidir, X,	298,	1,	Z),"	&
"300	$(BC_1,$	*,	control,	1),"	&		
"301	(BC_6,	SIZ1,	bidir, X,	300,	1,	Z),"	&
"302	$(BC_1,$	* ,	control,	1),"	&		
"303	(BC_6,	SIZO,	bidir, X,	302,	1,	Z),"	&
"304	$(BC_1,$	* ,	control,	1),"	&		
"305	$(BC_6,$	CTSA_B,	bidir, X,	304,	1,	Z),"	&
"306	$(BC_1,$	*,	control,	1),"	&		
"307	$(BC_6,$	RTSA_B,	bidir, X,	306,	1,	Z),"	&
"308	$(BC_1,$	*,	control,	1),"	&		
"309	(BC_6,	RXA,	bidir, X,	308,	1,	Z),"	&
"310	(BC_1,	*,	control,	1),"	&		
"311	$(BC_6,$	TXA,	bidir, X,	310,	1,	Z)"	;
end SSP29701GC							



Boundary Scan Description Language

reescale Semiconductor, Inc.



Appendix D Programmer's Reference

This appendix provides a set of reference tables to simplify programming the DSP56654. The tables include the following:

- Instruction set summaries for both the MCU and DSP.
- I/O memory maps listing the configuration registers in numerical order.
- A register index providing an alphabetical list of registers and the page numbers in this manual where they are described.
- A list of acronym and bit name changes from previous 56000 and M•CORE family devices.

D.1 MCU Instruction Reference Tables

Table D-1 provides a brief summary of the instruction set for the MCU. Table D-2 on page D-6 and Table D-3 on page D-6 list the abbreviations used in the instruction set summary table. For complete MCU instruction set details, see Section 3 of the *MCU Reference Manual* (MCORERM/AD).

Table D-1. MCU Instruction Set Summary

Mnemonic	Instruction Syntax	Opcode	C Bit
ABS	ABS RX	0000 0001 1110 rrrr	Unaffected
ADDC	ADDC RX,RY	0000 0110 ssss rrrr	C←carryout
ADDI	ADDI RX,OIMM5	0010 000i iiii rrrr	Unaffected
ADDU	ADDU RX,RY	0001 1100 ssss rrrr	Unaffected
AND	AND RX,RY	0001 0110 ssss rrrr	Unaffected
ANDI	ANDI RX,IMM5	0010 0011 0000 rrrr	Unaffected
ANDN	ANDN RX,RY	0001 1111 ssss rrrr	Unaffected
ASR	ASR RX,RY	0001 1010 ssss rrrr	Unaffected
ASRC	ASRC RX	0011 1010 0000 rrrr	RX copied into C bit before shifting

MCU Instruction Reference Tables



Table D-1. MCU Instruction Set Summary (Continued)

Mnemonic	Instruction Syntax	Opcode	C Bit
ASRI	ASRI RX,IMM5	0011 101i iiii rrrr	Unaffected
BCLRI	BCLRI RX,IMM5	0011 000i iiii rrrr	Unaffected
BF	BF LABEL	1110 1ddd dddd dddd	Unaffected
BGENI	BGENI RX,IMM5	0011 0010 0111 rrrr	Unaffected
BGENR	BGENR RX,RY	0001 0011 ssss rrrr	Unaffected
BKPT	BKPT	0000 0000 0000 0000	n/a
BMASKI	BMASKI RX,IMM5	0010 0011 0000 rrrr	Unaffected
BR	BR LABEL	1111 Oddd dddd dddd	Unaffected
BREV	BREV RX	0000 0000 1111 rrrr	Unaffected
BSETI	BSETI RX,IMM5	0011 010i iiii rrrr	Unaffected
BSR	BSR LABEL	1111 1ddd dddd dddd	Unaffected
ВТ	BT LABEL	1110 Oddd dddd dddd	Unaffected
BTSTI	BTSTI RX,IMM5	0011 011i iiii rrrr	Set to value of RX pointed to by IMM5
CLRF	CLRF RX	0000 0001 1101 rrrr	Unaffected
CLRT	CLRT RX	0000 0001 1100 rrrr	Unaffected
CMPHS	CMPHS RX,RY	0000 1100 ssss rrrr	Set as a result of comparison
CMPLT	CMPLT RX,RY	0000 1101 ssss rrrr	Set as a result of comparison
CMPLTI	CMPLTI RX,OIMM5	0010 001i iiii rrrr	Set as a result of comparison
CMPNE	CMPNE RX,RY	0000 1111 ssss rrrr	Set as a result of comparison
CMPNEI	CMPNEI RX,IMM5	0010 101i iiii rrrr	Set as a result of comparison
DECF	DECF RX	0000 0000 1001 rrrr	Unaffected
DECGT	DECGT RX	0000 0001 1010 rrrr	Set if RX > 0, else bit is cleared
DECLT	DECLT RX	0000 0001 1000 rrrr	Set if RX < 0, else bit is cleared
DECNE	DECNE RX	0000 0001 1011 rrrr	Set if RX ≠ 0, else bit is cleared
DECT	DECT RX	0000 0000 1000 rrrr	Unaffected
DIVS	DIVS RX,R1	0011 0010 0001 rrrr	Undefined



Table D-1. MCU Instruction Set Summary (Continued)


Mnemonic	Instruction Syntax	Opcode	C Bit
DIVU	DIVU RX,R1	0010 0011 0001 rrrr	Undefined
DOZE	DOZE	0000 0000 0000 0110	Unaffected
FF1	FF1 RX,R1	0000 0000 1110 rrrr	Unaffected
INCF	INCF RX	0000 0000 1011 rrrr	Unaffected
INCT	INCT RX	0000 0000 1010 rrrr	Unaffected
IXH	IXH RX,RY	0001 1101 ssss rrrr	Unaffected
IXW	IXW RX,RY	0001 0101 ssss rrrr	Unaffected
JMP	JMP RX	0000 0000 1100 rrrr	Unaffected
JMPI	JMPI [LABEL]	0111 0000 dddd dddd	Unaffected
JSR	JSR RX	0000 0000 1101 rrrr	Unaffected
JSRI	JSRI [LABEL]	0111 1111 dddd dddd	Unaffected
LD.[BHW]	LD.[B, H, W] RZ, (RX,DISP) [LD, LDB, LDH, LDW] RZ,(RX,DISP)	1000 zzzz iiii rrrr	Unaffected
LDM	LDM RF-R15,(R0)	0000 0000 0110 rrrr	Unaffected
LDQ	LDQ R4–R7,(RX)	0000 0000 0100 rrrr	Unaffected
LOOPT	LOOPT RY,LABEL	0000 0100 ssss bbbb	Set if signed result in RY > 0, else bit is cleared
LRW	LRW RZ,LABEL	0111 zzzz dddd dddd	Unaffected
LSL	LSL RX,RY	0001 1011 ssss rrrr	Unaffected
LSLC	LSLC RX	0011 1100 0000 rrrr	Copy RX[31] into C before shifting
LSLI	LSLI RX,IMM5	0011 110i iiii rrrr	Unaffected
LSR	LSR RX,RY	0000 1011 ssss rrrr	Unaffected
LSRC	LSRC RX	0011 1110 0000 rrrr	Copy RX0 into C before shifting
LSRI	LSRI RX,IMM5	0011 111i iiii rrrr	Unaffected
MFCR	MFCR RX,CRY	0001 000c cccc rrrr	Unaffected
MOV	MOV RX,RY	0001 0010 ssss rrrr	Unaffected
MOVF	MOVF RX,RY	0000 1010 ssss rrrr	Unaffected
MOVI	MOVI RX,IMM7	0110 Oiii iiii rrrr	Unaffected
MOVT	MOVT RX,RY	0000 0010 ssss rrrr	Unaffected
MTCR	MTCR RX, CRY	0001 100c cccc rrrr	Unaffected unless CR0 (PSR) specified



MCU Instruction Reference Tables

Table D-1. MCU Instruction Set Summary (Continued)

Mnemonic	Instruction Syntax	Opcode	C Bit
MULT	MULT RX,RY	0000 0011 ssss rrrr	Unaffected
MVC	MVC RX	0000 0000 0001 rrrr	Unaffected
MVCV	MVCV RX	0000 0000 0011 rrrr	Unaffected
NOT	NOT RX	0000 0001 1111 rrrr	Unaffected
OR	OR RX,RY	0001 1110 ssss rrrr	Unaffected
RFI	RFI	0000 0000 0000 0011	
ROTLI	ROTLI RX,IMM5	0011 100i iiii rrrr	Unaffected
RSUB	RSUB RX,RY	0001 0100 ssss rrrr	Unaffected
RSUBI	RSUBI RX,IMM5	0010 100i iiii rrrr	Unaffected
RTE	RTE	0000 0000 0000 0010	n/a
SEXTB	SEXTB RX	0000 0001 0101 rrrr	Unaffected
SEXTH	SEXTH RX	0000 0001 0111 rrrr	Unaffected
ST.[BHW]	ST.[B, H, W] RZ, (RX,DISP) [ST, STB, STH, STW] RZ,(RX,DISP)	1001 zzzz iiii rrrr	Unaffected
STM	STM RF-R15,(R0)	0000 0000 0111 rrrr	Unaffected
STOP	STOP	0000 0000 0000 0100	Unaffected
STQ	STQ R4–R7,(RX)	0000 0000 0101 rrrr	Unaffected
SUBC	SUBC RX,RY	0000 0111 ssss rrrr	C←carryout
SUBI	SUBI RX,IMM5	0010 010i iiii rrrr	Unaffected
SUBU	SUBU RX,RY SUB RX,RY	0000 0101 ssss rrrr	Unaffected
SYNC	SYNC	0000 0000 0000 0001	Unaffected
TRAP	TRAP #TRAP_NUMBER	0000 0000 0000 10ii	Unaffected
TST	TST RX,RY	0000 1110 ssss rrrr	Set if (RX & RY) ≠ 0, else bit is cleared
TSTNBZ	TSTNBZ RX	0000 0001 1001 rrrr	Set to result of test
WAIT	WAIT	0000 0000 0000 0101	n/a
XOR	XOR RX,RY	0001 0111 ssss rrrr	Unaffected
XSR	XSR RX	0011 1000 0000 rrrr	Set to original value of RX[0]
XTRB0	XTRB0 R1,RX	0000 0001 0011 rrrr	Set if result ≠ 0, else bit is cleared
XTRB1	XTRB1 R1,RX	0000 0001 001 0 rrrr	Set if result ≠ 0, else bit is cleared



Mnemonic	Instruction Syntax	Opcode	C Bit
XTRB2	XTRB2 R1,RX	0000 0001 0001 rrrr	Set if result ≠ 0, else bit is cleared
XTRB3	XTRB3 R1,RX	0000 0001 0000 rrrr	Set if result ≠ 0, else bit is cleared
ZEXTB	ZEXTB RX	0000 0001 0100 rrrr	Unaffected
ZEXTH	ZEXTH RX	0000 0001 0110 rrrr	Unaffected



MCU Instruction Reference Tables

Table D-2. MCU Instruction Syntax Notation

Symbol	Description
RX	Source or destination register R0–R15
RY	Source or destination register R0–R15
RZ	Source or destination register R0–R15 (range may be restricted)
IMM5	5-bit immediate value
OIMM5	5-bit immediate value offset (incremented) by 1
IMM7	7-bit immediate value
LABEL	
R1	Register R1
DISP	Displacement specified
В	Byte (8 bits)
Н	Half-word (16 bits)
W	Word (32 bits)
RF	Register First (any register from R1 to R14; R0 and R15 are invalid)
R4–R7	The four registers R4–R7
CRY	Source control register CR0–CR31

Table D-3. MCU Instruction Opcode Notation

Symbol	Description
rrrr	RX field
ssss	RY field
ZZZZ	RZ field
ffff	Rfirst field
cccc	Control register specifier
iii i	One of several immediate fields
xx x	Undefined fields



D.2 DSP Instruction Reference Tables

Table D-4 provide a brief summary of the instruction set for the DSP core. Table D-5, Table D-6, and Table D-7 list the abbreviations used in the instruction set summary table. For complete DSP instruction set details, see Appendix A of the *DSP56600 Family Manual* (DSP56600FM/AD).

Table D-4. DSP Instruction Set Summary

Mnemonic	Syntax	Р	т	CCR								
Winemonic	Symax		•	S	L	Е	U	N	Z	٧	С	
ABS	ABS D	Р		*	*	*	*	*	*	*	_	
ADC	ADC S,D	Р		*	*	*	*	*	*	*	*	
ADD	ADD S,D	Р		*	*	*	*	*	*	*	*	
	ADD #iiiii,D	_	2	*	*	*	*	*	*	*	*	
	ADD #iii,D	_	1	*	*	*	*	*	*	*	*	
ADDL	ADDL S,D	Р		*	*	*	*	*	*	?	*	
ADDR	ADDR S,D	Р		*	*	*	*	*	*	*	*	
AND	AND S,D	Р		*	_	_	_	?	?	0	_	
	AND #iiiii,D	_	2	*	_	_	_	?	?	0	_	
AND	AND #iii,D	_	1	*	_	_	_	?	?	0	_	
ANDI	ANDI EE	_	3	?	?	?	?	?	?	?	?	
ASL	ASL S,D	Р		*	*	*	*	*	*	?	?	
	ASL #ii,S,D	_	1	*	*	*	*	*	*	?	?	
	ASL sss,S,D	_	1	*	*	*	*	*	*	?	?	
ASR	ASR S,D	Р		*	*	*	*	*	*	0	?	
	ASR sss,S,D	_	1	*	*	*	*	*	*	0	?	
	ASR #ii,S,D	_	1	*	*	*	*	*	*	0	?	
Bcc	Bcc (PC + Rn)	_	4	_	_	_	_	_	_	_	_	
	Bcc (PC + aa)	_	4	_	_	_	_	_	_	_		
BCHG	BCHG #bbbb , S: <aa></aa>	_	2	?	?	?	?	?	?	?	?	
	BCHG #bbbb , S: <ea></ea>	_	2 + U + A	?	?	?	?	?	?	?	?	
	BCHG #bbbb , S: <pp></pp>	_	2	?	?	?	?	?	?	?	?	
	BCHG #bbbb , S: <qq></qq>	_	2	?	?	?	?	?	?	?	?	
	BCHG #bbbb, DDDDDD	_	2	?	?	?	?	?	?	?	?	
BCLR	BCLR #bbbb , S: <pp></pp>	_	2	?	?	?	?	?	?	?	?	
	BCLR #bbbb , S: <ea></ea>	_	2 + U + A	?	?	?	?	?	?	?	?	
	BCLR #bbbb , S: <aa></aa>	_	2	?	?	?	?	?	?	?	?	
	BCLR #bbbb , S: <qq></qq>	-	2	?	?	?	?	?	?	?	?	
	BCLR #bbbb , DDDDDD		2	?	?	?	?	?	?	?	?	
BRA	BRA (PC + Rn)	-	4	_	_	_	_	_	_	_	_	
	BRA (PC + aa)	_	4	_	_	_	_	_	_	_	_	



DSP Instruction Reference Tables

Table D-4. DSP Instruction Set Summary (Continued)

	_			CCR							
Mnemonic	Syntax	P	Т	s	L	E	U	N	Z	V	С
BRKcc	BRKcc		5	_	_	_	_	_	_	_	_
BScc	BScc (PC + Rn)	_	4	_	_	_	_	_	_	_	_
	BScc (PC + aa)		4	_	_	_	_	_	_	_	_
BSET	BSET #bbbb,S: <pp></pp>	_	2	?	?	?	?	?	?	?	?
	BSET #bbbb, S: <ea></ea>	_	2 + U + A	?	?	?	?	?	?	?	?
	BSET #bbbb, S: <aa></aa>	_	2	?	?	?	?	?	?	?	?
	BSET #bbbb , DDDDDD	_	2	?	?	?	?	?	?	?	?
	BSET #bbbb , S: <qq></qq>	_	2	?	?	?	?	?	?	?	?
BSR	BSR (PC + Rn)	_	4	_	_	_	_	_	_	_	_
	BSR (PC + aa)	_	4	_	_	_	_	_	_	_	_
BTST	BTST #bbbb,S: <pp></pp>	_	2	*	*	_	_	_	_	_	?
	BTST #bbb ,S: <ea></ea>	_	2 + U + A	*	*	_	_	_	_	_	?
	BTST #bbbb,S: <aa></aa>	_	2	*	*	_	_	_	_	_	?
	BTST #bbbb , DDDDDD	_	2	*	*	_	_	_	_	_	?
	BTST #bbbb,S: <qq></qq>	_	2	*	*	_	_	_	_	_	?
CLB	CLB S,D	_	1	_	_	_	_	?	?	0	_
CLR	CLR D	Р		*	*	0	1	0	1	0	_
CMP	CMP S1,S2	Р		*	*	*	*	*	*	*	*
	CMP #iiiiii,D	_	2	*	*	*	*	*	*	*	*
	CMP #iii,D	_	1	*	*	*	*	*	*	*	*
СМРМ	CMPM S1,S2	Р		*	*	*	*	*	*	*	*
CMPU	CMPU ggg,D	_	1	_	_	_	_	*	?	0	*
DEBUG	DEBUG	_	1	_	_	_	_	_	_	_	_
DEBUGcc	DEBUGcc	_	5	_	_	_	_	_	_	_	_
DEC	DEC	_	1	_	*	*	*	*	*	*	*
DIV	DIV		1	_	?	_	_	_	_	?	?
DMAC	DMAC S1,S2,D (ss,su,uu)	N	1	_	*	*	*	*	*	*	_
DO	DO #xxx,aaaa	_	5	?	?	_	_	_	_	_	_
	DO DDDDDD,aaaa	_	5	?	?	_	_	_	_	_	_
	DO S: <ea>,aaaa</ea>	_	5 + U	?	?	_	_	_	_	_	_
	DO S: <aa>,aaaa</aa>	_	5	?	?	_	_	_	_	_	_
DO FOREVER	DO FOREVER , (aaaa)	_	4	_	_	_	_	_	_	_	_
ENDDO	ENDDO	_	1	_	_	_	_	_	_	_	_
EOR	EOR S,D	Р		*	*	_	 	?	?	0	_
	EOR #iiiiii,D		2	*	*	_	 	?	?	0	_
	EOR #iii,D		1	*	*	_	_	?	?	0	_
EXTRACT	EXTRACT SSS,s,D		1	_	_	*	*	*	*	0	0
	EXTRACT #iiii,s,D		2	_	_	*	*	*	*	0	0



Table D-4. DSP Instruction Set Summary (Continued)

				CCR								
Mnemonic	Syntax	P	Т	S	L	Е	U	N	Z	٧	С	
EXTRACTU	EXTRACTU SSS,s,D	_	1	_	_	*	*	*	*	0	0	
	EXTRACTU #iiii,s,D	_	2	_	_	*	*	*	*	0	0	
IFcc	IFcc	_	1	_	_	_	_	_	_	_	_	
IFcc(.U)	IFcc(.U)	_		?	?	?	?	?	?	?	?	
ILLEGAL	ILLEGAL	_	5	_	_	_	_	_	_	_	_	
INC	INC D	_	1	_	*	*	*	*	*	*	*	
INSERT	INSERT SSS,qqq,D	_	1	_	_	*	*	*	*	0	0	
	INSERT #iiii,qqq,D	_	2	_	_	*	*	*	*	0	0	
Jcc	Jcc aa	_	4	_	_	_	_	_	_	_	_	
	Jcc ea	_	4	_	_	_	_	_	_	_	_	
JCLR	JCLR #bbbb,S: <ea>,aaaa</ea>	_	4 + U	*	*	_	_	_	_	_	_	
	JCLR #bbbb,S: <pp>,aaaa</pp>	_	4	*	*	_	_	_	_	_	_	
	JCLR #bbbb ,S: <aa>,aaaa</aa>	_	4	*	*	_	_	_	_	_	_	
	JCLR #bbbb,DDDDDD,aaaa	_	4	*	*	_	_	_	_	_	_	
	JCLR #bbbb, S: <qq>,aaaa</qq>	_	4	*	*	_	_	_	_	_	_	
JMP	JMP aa	_	3	_	_	_	_	_	_	_	_	
	JMP ea	_	3 + U + A	_	_	_	_	_	_	_	_	
JScc	JScc aa	_	4	_	_	_	_	_	_	_	_	
	JScc ea	_	4	_	_	_	_	_	_	_	_	
JSCLR	JSCLR #bbbb,S: <pp>,aaaa</pp>	_	4	*	*	_	_	_	_	_	_	
	JSCLR #bbbb , S: <ea>,aaaa</ea>	_	4 + U	*	*	_	_	_	_	_	_	
	JSCLR #bbbb , S: <aa>,aaaa</aa>	_	4	*	*	_	_	_	_	_	_	
	JSCLR #bbbb, DDDDDD,aaaa	_	4	*	*	_	_	_	_	_	_	
	JSCLR #bbbb , S: <qq>,aaaa</qq>	_	4	*	*	_	_	_	_	_	_	
JSET	JSET #bbbb , S: <pp>,aaaa</pp>	_	4	*	*	_	_	_	_	_	_	
	JSET #bbbb , S: <ea>,aaaa</ea>	_	4 + U	*	*	_	_	_	_	_	_	
	JSET #bbbb , S: <aa>,aaaa</aa>	_	4	*	*	_	_	_	_	_	_	
	JSET #bbbb, DDDDDD,aaaa	_	4	*	*	_	_	_	_	_	_	
	JSET #bbbb , S: <qq>,aaaa</qq>	_	4	*	*	_	_	_	_	_	_	
JSR	JSR aa	_	3	_	_	_	_	_	_	_	_	
	JSR ea	_	3 + U + A	_	_	_	_	_	_	_	_	
JSSET	JSSET #bbbb,S: <pp>,aaaa</pp>	_	4	*	*	_	_	_	_	_	_	
	JSSET #bbbb,S: <ea>,aaaa</ea>	_	4 + U	*	*	_	_	_	_	_	_	
	JSSET #bbbb,S: <aa>,aaaa</aa>		4	*	*	_	_	_	_	_	_	
	JSSET #bbbb, DDDDDD,aaaa		4	*	*	_	_	<u> </u>	_	_	_	
	JSSET #bbbb,S: <qq>,aaaa</qq>		4	*	*	_	_	<u> </u>	_	_	_	
LRA	LRA (PC + Rn) → 0DDDDD		3	_	_	_	_	_	_	_	_	
	LRA (PC + aaaa) → 0DDDDD		3	_	_	_	_	_	_	_	_	

Table D-4. DSP Instruction Set Summary (Continued)

Mnemonic	Syntax		т		CCR							
		P		s	L	Е	U	N	Z	٧	С	
LSL	LSL D	Р		*	*	_	_	?	?	0	?	
	LSL sss,D	_	1	*	*	_	_	?	?	0	?	
	LSL #ii,D	_	1	*	*	_	_	?	?	0	?	
LSR	LSR D	Р		*	*	_	_	?	?	0	?	
	LSR #ii,D	-	1	*	*	_	_	?	?	0	?	
	LSR sss,D	_	1	*	*	_	_	?	?	0	?	
LUA, LEA	LUA ea → 0DDDDD	_	3	_	_	_	_	_	_	_	_	
	LUA (Rn + aa) → 01DDDD	-	3	_	_	_	_	_	_	_	_	
MAC	MAC ± 2**s,QQ,d	-	1	*	*	*	*	*	*	*	_	
	MAC S1,S2,D	-	1	*	*	*	*	*	*	*	-	
MAC (su,uu)	MAC S1,S2,D	N	1	_	*	*	*	*	*	*	† –	
MACI	MACI ± #iiiiii,QQ,D	_	2	_	*	*	*	*	*	*	_	
MACR	MACR ±2**s,QQ,d	_	1	*	*	*	*	*	*	*	_	
MACRI	MACRI ± #iiiiii,QQ,D	-	2	_	*	*	*	*	*	*	<u> </u>	
MAX	MAX A,B	Р	1	*	*	_	_	_	_	_	1	
MAXM	MAXM A,B	Р	1	*	*	_	_	_	_	_	1	
MERGE	MERGE SSS,D	-	1	_	_	_	_	?	?	0	<u> </u>	
MOVE	No Parallel Data Move (DALU)	N	1	_	_	_	_	_	_	_	<u> </u>	
	MOVE #xx→DDDDD	-	1	_	_	_	_	_	_	_	<u> </u>	
	MOVE ddddd→DDDDD	-	1	*	*	_	_	_	_	_	<u> </u>	
	U move	-	1	_	_	_	_	_	_	_	<u> </u>	
	MOVE S: <ea>,DDDDD</ea>	-	1+U+A+I	*	*	_	_	_	_	_	<u> </u>	
	MOVE S: <aa>,DDDDD</aa>	-	1	*	*	_	_	_	_	_	<u> </u>	
	MOVE S: <rn +="" aa="">,DDDD</rn>	-	2	*	*	_	_	_	_	_	[-	
	MOVE S: <rn +="" aaaa="">,DDDDDD</rn>	_	3	*	*	_	_	_	_	_	<u> </u>	
	MOVE d →X Y: <ea>,YY</ea>	_	1+U+A+I	*	*	_	_	_	_	_	† –	
	MOVE X: <ea>,XX & d→Y</ea>	-	1+U+A+I	*	*	_	_	_	_	_	<u> </u>	
	MOVE A \rightarrow X: <ea> X0 A</ea>	-	1 + U	*	*	_	_	_	_	_	<u> </u>	
	MOVE B → X: <ea> X0 B</ea>	-	1 + U	*	*	_	_	_	_	_	<u> </u>	
	MOVE Y0 → A A Y: <ea></ea>	-	1 + U	*	*	_	_	_	_	_	<u> </u>	
	MOVE Y0 → B B Y: <ea></ea>	-	1 + U	*	*	_	_	_	_	_	<u> </u>	
	MOVE L: <ea>,LLL</ea>	-	1 + U + A	*	*	_	_	_	_	_	<u> </u>	
	MOVE L: <aa>,LLL</aa>	-	1	*	*	_	_	_	_	_	<u> </u>	
	MOVE X: <ea>,XX & Y:<ea>,YY</ea></ea>	-	1	*	*	_	_	_	_	_	-	
MOVEC	MOVEC #xx → 1DDDDD	_	1	?	?	?	?	?	?	?	,	
	MOVEC S: <ea>,1DDDDD</ea>	_	1+U+A+I	?	?	?	?	?	?	?	,	
	MOVEC S: <aa>,1DDDDD</aa>	_	1	?	?	?	?	?	?	?	1	
MOVEC	MOVEC DDDDDD, 1ddddd	_	1	?	?	?	?	?	?	?	1	



Table D-4. DSP Instruction Set Summary (Continued)

				CCR							
Mnemonic	Syntax	P	Т	s	L	E	U	N	Z	v	С
MOVEM	MOVEM P: <ea>,DDDDDD</ea>		6 + U + A	?	?	?	?	?	?	?	?
INIO V ZIVI	MOVEM P: <aa>,DDDDDD</aa>		6	?	?	?	?	?	?	?	?
MOVEP	MOVEP S: <pp>,s:<ea></ea></pp>		2 + U + A	?	?	?	?	?	?	?	?
IVIOVEI	MOVEP S: <pp>,P:<ea></ea></pp>		6 + U + A	?	?	?	?	?	?	?	?
	MOVEP S: <pp>,DDDDDD</pp>		1	?	?	?	?	?	?	?	?
	MOVEP X: <qq>,s:<ea></ea></qq>	-	2 + U + A	?	?	?	?	?	?	?	?
	MOVEP Y: <qq>,s:<ea></ea></qq>		2+U+A	?	?	?	?	?	?	?	?
	MOVEP X: <qq>,DDDDDD</qq>	-	1	?	?	?	?	?	?	?	?
	MOVEP Y: <qq>,DDDDDD</qq>	-	1	?	?	?	?	?	?	?	?
	• •	-	6 + U + A	?	?	?	?	?	?	?	?
MPY	MOVEP S: <qq>,P:<ea></ea></qq>			*	*	*	<i>:</i>	*	*	*	
	MPY ± 2**s,QQ,d		1		*	*	*	*	*	*	
MPY(su,uu)	MPY S1,S2,D (su,uu)		1	_	*	*	*	*	*	*	_
MPYI	MPYI ± #iiiiii,QQ,D		2	*	*	*	*	*	*	*	_
MPYR	MPYR ± 2**s,QQ,d		1	*		*	*	*	*	*	_
MPYRI	MPYRI ± #iiiiii,QQ,D		2	_	*						—
NEG	NEG D	Р		*	*	*	*	*	*	*	_
NOP	NOP		1	_	_	_	_	_	_	_	—
NORMF	NORMF SSS,D		1	_	*	*	*	*	*	?	—
NOT	NOT D	P		*	*	-	_	?	?	0	—
OR	OR SD	Р		*	*	_	_	?	?	0	_
	OR #iiiiii,D		2	*	*	_	_	?	?	0	_
	OR #iii,D		1	*	*	_	_	?	?	0	_
ORI	ORI EE		3	?	?	?	?	?	?	?	?
REP	REP #xxx		5	*	*	_	_	_	_	_	_
	REP DDDDDD		5	*	*	_	_	_	_	_	_
	REP S: <ea></ea>		5 + U	*	*	_	_	_	_	_	_
	REP S: <aa></aa>		5	*	*	_	_	_	_	_	_
RESET	RESET		7	_	_	_	_	_	_	_	_
RND	RND D	Р		*	*	*	*	*	*	*	_
ROL	ROL D	Р		*	*	_	_	?	?	0	?
ROR	ROR D	Р		*	*	_	_	?	?	0	?
RTI	RTI	-	3	?	?	?	?	?	?	?	?
RTS	RTS		3	<u> </u>	_	_	_	_	_	_	_
SBC	SBC S,D	Р		*	*	*	*	*	*	*	*
STOP	STOP	-	10	<u> </u>	_	_	_	_	_	_	_
SUB	SUB S,D	Р		*	*	*	*	*	*	*	*
			2	*	*	*	*	*	*	*	*
	SUB #iii,D		1	*	*	*	*	*	*	*	*
SUBL		Р		*	*	*	*	*	*	?	*
SUBL	SUB #iiiiii,D	_ 		*	*	*	*	*	*	*	*

Table D-4. DSP Instruction Set Summary (Continued)

Mnemonic	Syntax	Р	т	CCR							
Willemonic	Syntax		•	S	L	Е	U	N	Z	٧	С
SUBR	SUBR S,D	Р		*	*	*	*	*	*	*	*
Tcc	$TccJJJ\toD\;tttTTT$	_	1	_	_	_	_	_	_	_	_
	$TccJJJ\toD$	_	1	_	_	_	_	_	_		_
	Tcc ttt → TTT	_	1	_	_	_	_	_	_		_
TFR	TFR S,D	Р		*	*	_	_	_	_		_
TRAP	TRAP	_	9	_	_	_	_	_	_		_
TRAPcc	TRAPcc	_	9	_	_	_	_	_	_		_
TST	TST S	Р		*	*	*	*	*	*	0	_
VSL	VSL S,i,L:ea	_	1 + U + A	_	_	_	_	_	_		_
WAIT	WAIT		10	_	_	_	_	_	_		_



Table D-5. Program Word and Timing Symbols

Column	Description and Symbols					
Р	Parallel Move					
	Р	Parallel Move				
	N	No Parallel Move				
	_	Not Applicable				
Т	Instruction Clo	ock Cycle Counts (Add one cycle for each symbol in column)				
	U	Pre-Update				
	Α	Long Absolute				
	I	Long Immediate				

Table D-6. Condition Code Register (CCR) Symbols

Symbol	Description
S	Scaling bit indicating data growth is detected
L,	Limit bit indicating arithmetic overflow and/or data limiting
E	Extension bit indicating if the integer portion is in use
U	Unnormalized bit indicating if the result is unnormalized
N	Negative bit indicating if Bit 35 (or 31) of the result is set
Z	Zero bit indicating if the result equals 0
V	Overflow bit indicating if arithmetic overflow has occurred in the result
С	Carry bit indicating if a carry or borrow occurred in the result

Table D-7. Condition Code Register Notation

Notation	Description
*	Bit is set or cleared according to the standard definition by the result of the operation
_	Bit is not affected by the operation
0	Bit is always cleared by the operation
1	Bit is always set by the operation
U	Undefined
?	Bit is set or cleared according to the special computation definition by the result of the operation

D.3 MCU Internal I/O Memory Map

Table D-8 lists the MCU I/O registers in address numerical order. Unlisted addresses are reserved.

Table D-8. MCU Internal I/O Memory Map

Address		Register Name	Reset Value
		Interrupts ¹	
\$0020_0000	ISR	Interrupt Source Register	\$0007
\$0020_0004	NIER	Normal Interrupt Enable Register	\$0000
\$0020_0008	FIER	Fast Interrupt Enable Register	\$0000
\$0020_000C	NIPR	Normal Interrupt Pending Register	\$0000
\$0020_0010	FIPR	Fast Interrupt Pending Register	\$0000
\$0020_0014	ICR	Interrupt Control Register	\$0000
		External Interface Module (EIM) ¹	
\$0020_1000	CS0	Chip Select 0 Register	\$F861
\$0020_1004	CS1	Chip Select 1 Register	\$uuuu
\$0020_1008	CS2	Chip Select 2 Register	\$uuuu
\$0020_100C	CS3	Chip Select 3 Register	\$uuuu
\$0020_1010	CS4	Chip Select 4 Register	\$uuuu
\$0020_1014	CS5	Chip Select 5 Register	\$uuuu
\$0020_1018	EIMCR	EIM Configuration Register	\$0038
		MCU-DSP Interface (MDI)	
\$0020_2FF2	MCVR	MCU-Side Command Vector Register	\$0060
\$0020_2FF4	MCR	MCU-Side Control Register	\$0000
\$0020_2FF6	MSR	MCU-Side Status Register	\$3080
\$0020_2FF8	MTR1	MCU Transmit Register 1	\$0000
\$0020_2FFA	MTR0	MCU Transmit Register 0	\$0000
\$0020_2FFC	MRR1	MCU Receive Register 1	\$0000
\$0020_2FFE	MRR0	MCU Receive Register 0	\$0000



Table D-8. MCU Internal I/O Memory Map (Continued)

Address		Register Name	Reset Value
	<u> </u>	Protocol Timer (PT)	•
\$0020_3800	PTCR	PT Control Register	\$0000
\$0020_3802	PTIER	PT Interrupt Enable Register	\$0000
\$0020_3804	PTSR	PT Status Register	\$0000
\$0020_3806	PTEVR	PT Event Register	\$0000
\$0020_3808	TIMR	Time Interval Modulus Register	\$0000
\$0020_380A	CTIC	Channel Time Interval Counter	\$0000
\$0020_380C	CTIMR	Channel Time Interval Modulus Register	\$0000
\$0020_380E	CFC	Channel Frame Counter	\$0000
\$0020_3810	CFMR	Channel Frame Modulus Register	\$0000
\$0020_3812	RSC	Reference Slot Counter	\$0000
\$0020_3814	RSMR	Reference Slot Modulus Register	\$0000
\$0020_3816	PTPCR	PT Port Control Register	\$0000
\$0020_3818	PTDDR	PT Data Direction Register	\$0000
\$0020_381A	PTPDR	PT Port Data Register	\$uuuu
\$0020_381C	FTPTR	Frame Table Pointer	\$uuuu
\$0020_381E	MTPTR	Macro Table Pointer	\$uuuu
\$0020_3820	FTBAR	Frame Tables Base Address Register	\$uuuu
\$0020_3822	MTBAR	Macro Tables Base Address Register	\$uuuu
\$0020_3824	DTPTR	Delay Table Pointer	\$uuuu
\$3826	RSPMR	Rreference Slot Prescale Modulus Register	\$095F
		UARTA	- 1
\$0020_4000 to \$0020_403C	URXA	UART A Receiver Register ²	\$00uu
\$0020_4040 to \$0020_407C	UTXA	UART A Transmitter Register ³	\$00uu
\$0020_4080	UCR1A	UART A Control Register 1	\$0000
\$0020_4082	UCR2A	UART A Control Register 2	\$0000
\$0020_4084	UBRGRA	UART A Bit Rate Generator Register	\$0000
\$0020_4086	USRA	UART A Status Register	\$A000
\$0020_4088	UTSA	UART A Test Register	\$0000
\$0020_408A	UPCRA	UART A Port Control Register	\$0000



Address		Register Name	Reset Value
\$0020_408C	UDDRA	UART A Data Direction Register	\$0000
\$0020_408E	UPDRA	UART A Port Data Register	\$000u
	Queue	d Serial Peripheral Interface A (QSPIA)	1
\$0020_5000 to \$0	020_50FF	QSPIA Control RAM	uuuu
\$0020_5400 to \$0	020_54FF	QSPIA Data RAM	uuuu
\$0020_5F00	QPCRA	QSPIA Port Control Register	\$0000
\$0020_5F02	QDDRA	QSPIA Data Direction Register	\$0000
\$0020_5F04	QPDRA	QSPIA Port Data Register	\$0000
\$0020_5F06	SPCRA	Serial Port A Control Register	\$0000
\$0020_5F08	QCR0A	Queue A Control Register 0	\$0000
\$0020_5F0A	QCR1A	Queue A Control Register 1	\$0000
\$0020_5F0C	QCR2A	Queue A Control Register 2	\$0000
\$0020_5F0E	QCR3A	Queue A Control Register 3	\$0000
\$0020_5F10	SPSRA	Serial Port A Status Register	\$0000
\$0020_5F12	SCCR0A	Serial Channel A Control Register 0	\$0000
\$0020_5F14	SCCR1A	Serial Channel A Control Register 1	\$0000
\$0020_5F16	SCCR2A	Serial Channel A Control Register 2	\$0000
\$0020_5F18	SCCR3A	Serial Channel A Control Register 3	\$0000
\$0020_5F1A	SCCR4A	Serial Channel A Control Register 4	\$0000
\$0020_5FF8		MCU Trigger for QSPIA Queue 0	
\$0020_5FFA		MCU Trigger for QSPIA Queue 1	
\$0020_5FFC		MCU Trigger for QSPIA Queue 2	
\$0020_5FFE		MCU Trigger for QSPIA Queue 3	



Table D-8. MCU Internal I/O Memory Map (Continued)

Address		Reset Value	
	General-Pur	pose Timer and Pulse Width Modulator (PWM)	•
\$0020_6000	TPWCR	Timers and PWM Control Register	\$0000
\$0020_6002	TPWMR	Timers and PWM Mode Register	\$0000
\$0020_6004	TPWSR	Timers and PWM Status Register	\$0000
\$0020_6006	TPWIR	Timers and PWM Interrupts Enable Register	\$0000
\$0020_6008	TOCR1	Timer 1 Output Compare Register	\$0000
\$0020_600A	TOCR3	Timer 3 Output Compare Register	\$0000
\$0020_600C	TOCR4	Timer 4 Output Compare Register	\$0000
\$0020_600E	TICR1	Timer 1 Input Capture Register	\$0000
\$0020_6010	TICR2	Timer 2 Input Capture Register	\$0000
\$0020_6012	PWOR	PWM Output Compare Register	\$0000
\$0020_6014	TCNT	Timer Counter	\$0000
\$0020_6016	PWMR	PWM Modulus Register	\$0000
\$0020_6018	PWCNT	PWM Counter	\$0000
		Periodic Interrupt Timer (PIT)	
\$0020_7000	PITCSR	PIT Control and Status Register	\$0000
\$0020_7002	PITMR	PIT Modulus Register	\$FFFF
\$0020_7004	PITCNT	PIT Counter	\$uuuu
		Watchdog Timer	
\$0020_8000	WCR	Watchdog Control Register	\$0000
\$0020_8002	WSR	Watchdog Service Register	\$0000
	•	Edge Port (EP)	•
\$0020_9000	EPPAR	Edge Port Pin Assignment Register	\$0000
\$0020_9002	EPDDR	Edge Port Data Direction Register	\$0000
\$0020_9004	EPDDR	Edge Port Data Register	\$00uu
\$0020_9006	EPFR	Edge Port Flag Register	\$0000



Address		Register Name	Reset Value
		Keypad Port (KP)	
\$0020_A000	KPCR	Keypad Control Register	\$0000
\$0020_A002	KPSR	Keypad Status Register	\$0000
\$0020_A004	KDDR	Keypad Data Direction Register	\$0000
\$0020_A006	KPDR	Keypad Data Register	\$uuuu
	1	Smart Card Port (SCP)	
\$0020_B000	SCPCR	SCP Control Register	\$0000
\$0020_B002	SCACR	Smart Card Activation Control Register	\$0000
\$0020_B004	SCPIER	SCP Interrupt Enable Register	\$0000
\$0020_B006	SCPSR	SCP Status Register	\$00Cu
\$0020_B008	SCPDR	SCP Data Register	\$0000
\$0020_B00A	SCPPCR	SCP Port Control Register	\$000u
		MCU Core	•
\$0020_C000	CKCTL	Clock Control Register	\$0000
\$0020_C400	RSR	Reset Source Register	
	1	Emulation Port	
\$0020_C800	EMDDR	Emulation Port Control Register	\$0000
\$0020_C802	EMDR	Emulation Port Data Register	\$00uu
		I/O Multiplexing	
\$0020_CC00	GPCR	General Port Control Register	\$0000
	<u> </u>	UART B	
\$0020_D000 to \$0020_D03C	URXB	UART B Receiver Register ⁴	\$00uu
\$0020_D040 to \$0020_D07C	UTXB	UART B Transmitter Register ⁵	\$00uu
\$0020_D080	UCR1B	UART B Control Register 1	\$0000
\$0020_D082	UCR2B	UART B Control Register 2	\$0000
\$0020_D084	UBRGRB	UART B Bit Rate Generator Register	\$0000
\$0020_D086	USRB	UART B Status Register	\$A000
\$0020_D088	UTSB	UART B Test Register	\$0000
\$0020_D08A	UPCRB	UART B Port Control Register	\$0000



Table D-8. MCU Internal I/O Memory Map (Continued)

Address		Register Name	Reset Value
\$0020_D08C	UDDRB	UART B Data Direction Register	\$0000
\$0020_D08E	UPDRB	UART B Port Data Register	\$000u
	Queue	d Serial Peripheral Interface B (QSPIB)	1
\$0020_E000 to \$0	0020_E0FF	QSPIB Control RAM	uuuu
\$0020_E400 to \$0	020_E4FF	QSPIB Data RAM	uuuu
\$0020_EF00	QPCRB	QSPIB Port Control Register	\$0000
\$0020_EF02	QDDRB	QSPIB Data Direction Register	\$0000
\$0020_EF04	QPDRB	QSPIB Port Data Register	\$0000
\$0020_EF06	SPCRB	Serial Port B Control Register	\$0000
\$0020_EF08	QCR0B	Queue B Control Register 0	\$0000
\$0020_EF0A	QCR1B	Queue B Control Register 1	\$0000
\$0020_EF0C	QCR2B	Queue B Control Register 2	\$0000
\$0020_EF0E	QCR3B	Queue B Control Register 3	\$0000
\$0020_EF10	SPSRB	Serial Port B Status Register	\$0000
\$0020_EF12	SCCR0B	Serial Channel B Control Register 0	\$0000
\$0020_EF14	SCCR1B	Serial Channel B Control Register 1	\$0000
\$0020_EF16	SCCR2B	Serial Channel B Control Register 2	\$0000
\$0020_EF18	SCCR3B	Serial Channel B Control Register 3	\$0000
\$0020_EF1A	SCCR4B	Serial Channel B Control Register 4	\$0000
\$0020_EFF8		MCU Trigger for QSPIB Queue 0	
\$0020_EFFA		MCU Trigger for QSPIB Queue 1	
\$0020_EFFC		MCU Trigger for QSPIB Queue 2	
\$0020_EFFE		MCU Trigger for QSPIB Queue 3	

- 1. These registers are 32 bits wide.
- 2. These 16-bit registers are mapped on 32-bit boundaries to support the LDM instruction.
- 3. These 16-bit registers are mapped on 32-bit boundaries to support the STM instruction.
- 4. These 16-bit registers are mapped on 32-bit boundaries to support the LDM instruction.
- 5. These 16-bit registers are mapped on 32-bit boundaries to support the STM instruction.



DSP Internal I/O Memory Map

D.4 DSP Internal I/O Memory Map

Table D-9 lists the DSP I/O registers in address numerical order.

Table D-9. DSP Internal I/O Memory Map

Address		Register Name	Reset Value
	·	MCU-DSP Interface (MDI)	<u> </u>
X:\$FF8A	DCR	DSP-Side Control Register	\$0
X:\$FF8B	DSR	DSP-Side Status Register	\$C000
X:\$FF8C	DTR1	DSP Transmit Register 1	\$0
X:\$FF8D	DTR0	DSP Transmit Register 0	\$0
X:\$FF8E	DRR1	DSP Receive Register1	\$0
X:\$FF8F	DRR0	DSP Receive Register 0	\$0
	•	Viterbi Accellerato VIAC)	
X:\$FF90	VIDR	VIAC Input Data Register	uuuu
X:\$FF91	VBMR	VIAC Branch Metric RAM Access Register	uuuu
X:\$FF92	VPTR	VIAC Polynomial Tap Register	\$0
X:\$FF93	VODR	VIAC Output Data Register	\$0
X:\$FF94	VCSR	VIAC Command and Status Register	\$0
X:\$FF95	VMR	VIAC Mode Register	\$40
X:\$FF96	VTCR	VIAC Trellis Count Register	uuuu
X:\$FF97	VWDR	VIAC Window Error Detection Data Register	uuuu
X:\$FF98	VWTSR	Window Error Detection Address	uuuu
X:\$FF99	VPMARA	VIAC Path Metric Access Register A	uuuu
X:\$FF9A	VPMARB	VIAC Path Metric Access Register B	uuuu
X:\$FF9B	VDIBAR	VIAC DMA Input Channel Base Address	uuuu
X:\$FF9C	VDICAR	VIAC DMA Input Channel Current Address	uuuu
X:\$FF9D	VDOBAR	VIAC DMA Output Channel Base Address	uuuu
X:\$FF9E	VDOCAR	VIAC DMA Output Channel Current Address	uuuu



Table D-9. DSP Internal I/O Memory Map (Continued)

Address		Reset Value					
Baseband Port (BBP)							
X:\$FFA4	BBPRMR	BBP Receive Counter Modulus Register	\$0				
X:\$FFA5	BBPTMR	\$0					
X:\$FFA6	BBPCRA	BBP Control Register A	\$0				
X:\$FFA7	BBPCRB	BBP Control Register B	\$0				
X:\$FFA8	BBPCRC	BBP Control Register C	\$0				
X:\$FFA9	BBPSR	BBP Status Register	\$40				
X:\$FFAA	BBPRX	BBP Receive Data Register	\$FFFF				
X:\$FFAB	BBPTSR	BBP Time Slot Register	\$0				
X:\$FFAC	BBPTX	BBP Transmit Data Register	\$0				
X:\$FFAD	BBPPDR	BBP Port Data Register	\$0				
X:\$FFAE	BBPDDR	BBP GPIO Direction Register	\$0				
X:\$FFAF	BBPPCR	BBP Port Control Register	\$0				
	-1	Serial Audio Port (SAP)	- 1				
X:\$FFB2	SAPBCB	SAP BRM Constant B	\$FFE6				
X:\$FFB3	SAPBCA	SAP BRM Constant A	\$01F3				
X:\$FFB4	SAPCNT	SAP Timer Counter	\$0				
X:\$FFB5	SAPMR	SAP Timer Modulus Register	\$0				
X:\$FFB6	SAPCRC	SAP Control Register A	\$0				
X:\$FFB7	SAPCRB	SAP Control Register B	\$0				
X:\$FFB8	SAPCRA	SAP Control Register C	\$0				
X:\$FFB9	SAPSR	SAP Status Register	\$40				
X:\$FFBA	SAPRX	SAP Receive Data Register	\$FFFF				
X:\$FFBB	SAPTSR	SAP Time Slot Register	\$0				
X:\$FFBC	SAPTX	SAP Transmit Data Register	\$0				
X:\$FFBD	SAPPDR	SAP Port Data Register	\$0				
X:\$FFBE	SAPDDR	SAP GPIO Data Direction Register	\$0				
X:\$FFBF	SAPPCR	SAP Port Control Register	\$0				



DSP Internal I/O Memory Map

Table D-9. DSP Internal I/O Memory Map (Continued)

Address		Reset Value				
DSP Peripheral DMA (DPD)						
X:\$FFDA	X:\$FFDA DTOR DPD Time Out Register					
X:\$FFDB	DBSR	DPD Buffer Size Register	\$0			
X:\$FFDC	DWCR	DPD Word Count Register	\$0			
X:\$FFDD	DAPTR	DPD Address Pointer	\$uuuu			
X:\$FFDE	DBAR	DPD Base Address Register	\$0			
X:\$FFDF	DPDCR	DPD Control Register	\$0			
DSP Core						
X:\$FFF5	PAR3	Patch 3 Register	\$uuuu			
X:\$FFF6	PAR2	Patch 2 Register	\$uuuu			
X:\$FFF7	PAR1	Patch 1 Register	\$uuuu			
X:\$FFF8	PAR0	Patch 0 Register	\$uuuu			
X:\$FFF9	IDR	ID Register	\$0652			
X:\$FFFB	OGDB	OnCE GDB Register	\$0000			
X:\$FFFC	PCTL1	PLL Control Register 1	\$0010			
X:\$FFFD	PCTL0	PLL Control Register 0	\$0000			
X:\$FFFE	IPRP	Interrupt Priority Register—Peripheral	\$0000			
X:\$FFFF	IPRC	Interrupt Priority Register—Core	\$0000			



D.5 Register Index

Table D-10 lists all DSP56654 registers in alphabetical order by acronym, and includes the name, peripheral, address and description page number for each register.

Table D-10. Register Index

	Register Name	Peripheral	Address	Page
BBPCRA	BBP Control Register A	BBP	X:\$FFA6	14-19
BBPCRB	BBP Control Register B	BBP	X:\$FFA7	14-20
BBPCRC	BBP Control Register C	BBP	X:\$FFA8	14-22
BBPDDR	BBP GPIO Direction Register	BBP	X:\$FFAE	14-26
BBPPCR	BBP Port Control Register	BBP	X:\$FFAF	14-27
BBPPDR	BBP Port Data Register	BBP	X:\$FFAD	14-26
BBPRMR	BBP Receive Counter Modulus Register	BBP	X:\$FFA4	14-18
BBPRX	BBP Receive Data Register	BBP	X:\$FFAA	14-25
BBPSR	BBP Status Register	BBP	X:\$FFA9	14-24
BBPTMR	BBP Transmit Counter Modulus Register	BBP	X:\$FFA5	14-18
BBPTSR	BBP Time Slot Register	BBP	X:\$FFAB	14-25
BBPTX	BBP Transmit Data Register	BBP	X:\$FFAC	14-25
CFC	Channel Frame Counter	PT	\$0020_380E	10-24
CFMR	Channel Frame Modulus Register	PT	\$0020_3810	10-25
CKCTL	Clock Control Register	MCU Core	\$0020_C000	4-5
CS0	Chip Select 0 Register	EIM	\$0020_1000	6-9
CS1	Chip Select 1 Register	EIM	\$0020_1004	
CS2	Chip Select 2 Register	EIM	\$0020_1008	
CS3	Chip Select 3 Register	EIM	\$0020_100C	
CS4	Chip Select 4 Register	EIM	\$0020_1010	
CS5	Chip Select 5 Register	EIM	\$0020_1014	
CTIC	Channel Time Interval Counter	PT	\$0020_380A	10-24
CTIMR	Channel Time Interval Modulus Register	PT	\$0020_380C	10-24
DAPTR	DPD Address Pointer	DPD	X:\$FFDD	15-7
DBAR	DPD Base Address Register	DPD	X:\$FFDE	15-7
DBSR	DPD Buffer Size Register	DPD	X:\$FFDB	15-7
DCR	DSP-Side Control Register	MDI	X:\$FF8A	5-24
DPDCR	DPD Control Register	DPD	X:\$FFDF	15-8
DRR0	DSP Receive Register 0	MDI	X:\$FF8F	5-27
DRR1	DSP Receive Register1	MDI	X:\$FF8E	5-27
DSR	DSP-Side Status Register	MDI	X:\$FF8B	5-25
DTOR	DPD Timeout Register	DPD	X:\$FFDA	15-7
DTPTR	Delay Table Pointer	PT	\$0020_3824	10-27
DTR0	DSP Transmit Register 0	MDI	X:\$FF8D	5-27
DTR1	DSP Transmit Register 1	MDI	X:\$FF8C	5-27



Register Index

	Register Name	Peripheral	Address	Page
DWCR	DPD Word Count Register	DPD	X:\$FFDC	15-7
EIMCR	EIM Configuration Register	EIM	\$0020_1018	6-12
EMDDR	Emulation Port Control Register	Emulation	\$0020_C800	6-13
EMDR	Emulation Port Data Register	Emulation	\$0020_C802	6-13
EPDDR	Edge Port Data Direction Register	EP	\$0020_9002	7-19
EPDR	Edge Port Data Register	EP	\$0020_9004	7-20
EPFR	Edge Port Flag Register	EP	\$0020_9006	7-20
EPPAR	Edge Port Pin Assignment Register	EP	\$0020_9000	7-19
FIER	Fast Interrupt Enable Register	Interrupts	\$0020_0008	7-7
FIPR	Fast Interrupt Pending Register	Interrupts	\$0020_0010	7-9
FTBAR	Frame Tables Base Address Register	PT	\$0020_3820	10-26
FTPTR	Frame Table Pointer	PT	\$0020_381C	10-26
GPCR	General Port Control Register	I/O Mux	\$0020_CC0	4-22
ICR	Interrupt Control Register	Interrupts	\$0020_0014	7-11
IDR	ID Register	JTAG	X:\$FFF9	4-15
IPRC	Interrupt Priority Register—Core	Interrupts	X:\$FFFF	7-17
IPRP	Interrupt Priority Register—Peripheral	Interrupts	X:\$FFFE	7-16
ISR	Interrupt Source Register	Interrupts	\$0020_0000	7-6
PITCNT	PIT Counter	Timers	\$0020_7004	9-4
PITMR	PIT Modulus Register	Timers	\$0020_7002	9-4
PITCSR	PIT Control and Status Register	Timers	\$0020_7000	9-3
KDDR	Keypad Data Direction Register	KP	\$0020_A004	13-6
KPCR	Keypad Control Register	KP	\$0020_A000	13-5
KPDR	Keypad Data Register	KP	\$0020_A006	13-6
KPSR	Keypad Status Register	KP	\$0020_A002	13-5
MCR	MCU-Side Control Register	MDI	\$0020_2FF4	5-19
MCVR	MCU-Side Command Vector Register	MDI	\$0020_2FF2	5-18
MRR0	MCU Receive Register 0	MDI	\$0020_2FFE	5-23
MRR1	MCU Receive Register 1	MDI	\$0020_2FFC	5-23
MSR	MCU-Side Status Register	MDI	\$0020_2FF6	5-21
MTBAR	Macro Tables Base Address Register	PT	\$0020_3822	10-27
MTPTR	Macro Table Pointer	PT	\$0020_381E	10-26
MTR0	MCU Transmit Register 0	MDI	\$0020_2FFA	5-23
MTR1	MCU Transmit Register 1	MDI	\$0020_2FF8	5-23
NIER	Normal Interrupt Enable Register	Interrupts	\$0020_0004	7-7
NIPR	Normal Interrupt Pending Register	Interrupts	\$0020_000C	7-9
OMR	Operating Mode Register	DSP Core		4-13
PCTL0	PLL Control Register 0	DSP Core	X:\$FFFD	4-6
PCTL1	PLL Control Register 1	DSP Core	X:\$FFFC	4-7
PTPDR	PT Port Data Register	PT	\$0020_381A	10-29



	Register Name	Peripheral	Address	Page
PTDDR	PT Data Direction Register	PT	\$0020_3818	10-29
PTPCR	PT Port Control Register	PT	\$0020_3816	10-29
PTCR	PT Control Register	PT	\$0020_3800	10-19
PTIER	PT Interrupt Enable Register	PT	\$0020_3802	10-20
PWCNT	PWM Counter Register	Timers	\$0020_6018	9-17
PWMR	PWM Modulus Register	Timers	\$0020_6016	9-17
PWOR	PWM Output Compare Register	Timers	\$0020_6012	9-17
QCR0A QCR0B	Queue Control Register 0	QSPIA QSPIB	\$0020_5F08 \$0020_EF08	8-16
QCR1A QCR1B	Queue Control Register 1	QSPIA QSPIB	\$0020_5F0A \$0020_EF0A	
QCR2A QCR2B	Queue Control Register 2	QSPIA QSPIB	\$0020_5F0C \$0020_EF0C	
QCR3A QCR3B	Queue Control Register 3	QSPIA QSPIB	\$0020_5F0E \$0020_EF0E	
QDDRA QDDRB	QSPI Data Direction Register	QSPIA QSPIB	\$0020_5F02 \$0020_EF02	8-26
QPCRA QPCRB	QSPI Port Control Register	QSPIA QSPIB	\$0020_5F00 \$0020_EF00	8-25
QPDRA QPDRB	QSPI Port Data Register	QSPIA QSPIB	\$0020_5F04 \$0020_EF04	8-26
RSC	Reference Slot Counter	PT	\$0020_3812	10-25
RSMR	Reference Slot Modulus Register	PT	\$0020_3814	10-25
RSPMR	Reference Slot Prescale Modulus Register	PT	\$0020_3826	10-28
RSR	Reset Source Register	MCU Core	\$0020_C400	4-11
SAPBCA	SAP BRM Constant A	SAP	X:\$FFB3	14-18
SAPBCB	SAP BRM Constant B	SAP	X:\$FFB2	14-20
SAPCNT	SAP Timer Counter	SAP	X:\$FFB4	14-18
SAPCRA	SAP Control Register C	SAP	X:\$FFB8	14-19
SAPCRB	SAP Control Register B	SAP	X:\$FFB7	14-20
SAPCRC	SAP Control Register A	SAP	X:\$FFB6	14-22
SAPDDR	SAP GPIO Data Direction Register	SAP	X:\$FFBE	14-26
SAPMR	SAP Timer Modulus Register	SAP	X:\$FFB5	14-18
SAPPCR	SAP Port Control Register	SAP	X:\$FFBF	14-27
SAPPDR	SAP Port Data Register	SAP	X:\$FFBD	14-26
SAPRX	SAP Receive Data Register	SAP	X:\$FFBA	14-25
SAPSR	SAP Status Register	SAP	X:\$FFB9	14-24
SAPTSR	SAP Time Slot Register	SAP	X:\$FFBB	14-25
SAPTX	SAP Transmit Data Register	SAP	X:\$FFBC	14-25
SCACR	Smart Card Activation Control Register	SCP	\$0020_B002	12-12

Table D-10. Register Index (Continued)

	Register Name	Peripheral	Address	Page	
SCCR0	Serial Channel Control Register 0	QSPI	\$0020_5F12	8-20	
SCCR1	Serial Channel Control Register 1	QSPI	\$0020_5F14		
SCCR2	Serial Channel Control Register 2	QSPI	\$0020_5F16		
SCCR3	Serial Channel Control Register 3	QSPI	\$0020_5F18		
SCCR4	Serial Channel Control Register 4	QSPI	\$0020_5F1A		
SCPCR	SCP Control Register	SCP	\$0020_B000	12-11	
SCPDR	SCP Data Register	SCP	\$0020_B008	12-15	
SCPIER	SCP Interrupt Enable Register	SCP	\$0020_B004	12-13	
SCPPCR	SCP Port Control Register	SCP	\$0020_B00A	12-16	
SCPSR	SCP Status Register	SCP	\$0020_B006	12-14	
SPCR	Serial Port Control Register	QSPI	\$0020_5F06	8-14	
SPSR	Serial Port Status Register	QSPI	\$0020_5F10	8-18	
TCNT	Timer Counter	Timers	\$0020_6014	9-17	
PTEVR	PT Event Register	PT	\$0020_3806	10-23	
TICR1	Timer 1 Input Capture Register	Timers	\$0020_600E	9-17	
TICR2	Timer 2 Input Capture Register	Timers	\$0020_6010		
TIMR	Time Interval Modulus Register	PT	\$0020_3808	10-23	
TOCR1	Timer 1 Output Compare Register	Timers	\$0020_6008	9-16	
TOCR3	Timer 3 Output Compare Register	Timers	\$0020_600A		
TOCR4	Timer 4 Output Compare Register	Timers	\$0020_600C		
TPWCR	Timers and PWM Control Register	Timers	\$0020_6000	9-13	
TPWIR	Timers and PWM Interrupts Enable Register	Timers	\$0020_6006	9-16	
TPWMR	Timers and PWM Mode Register	Timers	\$0020_6002	9-14	
TPWSR	Timers and PWM Status Register	Timers	\$0020_6004	9-15	
PTSR	PT Status Register	PT	\$0020_3804	10-22	
UBRGRA UBRGRB	UART But Rate Generator Register	UARTA UARTB	\$0020_4084 \$0020_D084	11-15	
UCR1A UCR1B	UART	UARTA UARTB	\$0020_4080 \$0020_D080	11-12	
UCR2A UCR2B	UART Control Register 2	UARTA UARTB	\$0020_4082 \$0020_D082	11-14	
UDDRA UDDRB	UART Data Direction Register	UARTA UARTB	\$0020_408C\$ \$0020_D08C	11-17	
UPCRA UPCRB	UART Port Control Register	UARTA UARTB	\$0020_408A \$0020_D08A	11-17	
UPDRA UPDRB	UART Port Data Register	UARTA UARTB	\$0020_408E \$0020_D08E	11-17	
URXA	UART Receive Registers	UARTA	\$0020_4000 to \$0020_D03C	11-10	
URXB		UARTB	\$0020_4000 to \$0020_D03C		



	Register Name	Peripheral	Address	Page
USRA USRB	UART Status Register	UARTA UARTB	\$0020_4086 \$0020_D086	11-15
UTSA UTSB	UART Test Register	UARTA UARTB	\$0020_4088 \$0020_D088	11-16



Register Index

	Register Name	Peripheral	Address	Page
VBMR	VIAC Branch Metric Register	VIAC	X:\$FF91	16-34
VCSR	VIAC Command and Status Register	VIAC	X:\$FF94	16-36
VDIBAR	VIAC DMA Input Channel Base Address Register	VIAC	X:\$FF9B	16-40
VDICAR	VIAC DMA Input Channel Current Address Register	VIAC	X:\$FF9C	16-40
VDOBAR	VIAC DMA Output Channel Base Address Register	VIAC	X:\$FF9D	16-40
VDOCAR	VIAC DMA Output Channel Current Address Register	VIAC	X:\$FF9E	16-40
VIDR	VIAC Input Data Register	VIAC	X:\$FF90	16-34
VMR	VIAC Mode Register	VIAC	X:\$FF95	16-38
VODR	VIAC Output Data Register	VIAC	X:\$FF93	16-35
VTCR	VIAC Trellis Count Register	VIAC	X:\$FF96	16-39
VPMARA	VIAC Path Metric Access Register A	VIAC	X:\$FF99	16-39
VPMARB	VIAC Path Metric Access Register B	VIAC	X:\$FF9A	16-39
VPTR	VIAC Polynomial Tap Register	VIAC	X:\$FF92	16-35
VWDR	VIAC Window Error Detection Data Register	VIAC	X:\$FF97	16-39
VWTSR	VIAC Window Error Detection Trellis State Register	VIAC	X:\$FF98	16-39
WCR	Watchdog Control Register	Timers	\$0020_8000	9-6
WSR	Watchdog Service Register	Timers	\$0020_8002	9-6



D.6 Acronym Changes

Some register and bit acronyms in the DSP56654 are different than those in previous DSP56000 and M•CORE family devices. Table D-11 presents a summary of the changes. Addresses containing X: are DSP X-memory addresses. All other addresses are the LSP of MCU addresses; the MSP is \$0020.

Table D-11. DSP56654 Acronym Changes

Function	Address	Reg	ister	D:4 #	Bit Name		
Function	Address	Original	New	Bit #	Original	New	
Interrupts	\$0000	ISR	_	30	SMPDINT	SMPD	
	\$0000	ISR	_	28–25	"L1" replace	ed with "PT"	
	\$0004	NIER	-		in all bi	t names	
	\$0008	FIER	-				
	\$000C	NIPR					
	\$0010	FIPR	-				
	X:\$FFFE	IPRP	_	7–6	TIMPL[1:0]	PTPL[1:0]	
Edge Port	\$9000	EPPAR	_	7–0	EPPAR[7:0]	EPPA[7:0]	
QSPI	\$5F00	QPCR	_	7–0	PC[7:0]	QPC[7:0]	
	\$5F02	QDDR	_	7–0	PD[7:0]	QDD[7:0]	
	\$5F04	QPDR	_	7–0	D[7:0]	QPD[7:0]	
PIT	\$7000	ITCSR	PITCSR				
	\$7002	ITDR	PITMR				
	\$7004	ITADR	PITCNT				
PWM	\$6014	TCR	TCNT				
	\$6016	PWCR	PWMR				
	\$6018	PWCNR	PWCNT				
PT	\$3800	TCTR	PTCR	6	CMGT	MULT	
	\$3802	TIER	PTIER				
	\$3804	TSTR	PTSR				
	\$3806	TEVR	PTEVR				
	\$3808	TIPR	TIMR	8–0	TIPV[8:0]	TIMV[8:0]	
	\$380C	CTIPR	CTIMR	13–0	CTIPV[13:0]	CTIMV[13:0]	
	\$3810	CFPR	CFMR	8–0	CFPV[8:0]	CFMV[8:0]	
	\$3814	RSPR	RSMR	7–0	RSPV[8:0]	RSMV[8:0]	
	\$3816	PDPAR	PTPCR	7–0	PDGPC[8:0]	PTPC[8:0]	
	\$3818	PDDR	PTDDR	7–0	PDDR[15:0]	PTDD[15:0]	
	\$381A	PDDAT	PTPDR	7–0	PDDAT[15:0]	PTPD[15:0]	
	\$381E	RTPTR	MTPTR				
	\$3822	RTBAR	MTBAR]			
	\$3826	RSPCR	RSPMR	12–0	RSPCV[12:0]	RSPMV[12:0]	



Acronym Changes

Table D-11. DSP56654 Acronym Changes (Continued)

Function	Address	Reg	ister	Bit #	Bit N	lame
runction	Address	Original	New	DIL#	Original	New
UARTA	\$4080	UCR1A	_	13	TRDYEN	TRDYIE
UARTB	\$D080	UCR1B		9	RRDYEN	RRDYIE
				6	TXMPTYEN	TxEIE
				5	RTSDEN	RTSDIE
				3–2	TIMEOUT MODE	RxTO[1:0]
				0	UARTEN	UEN
	\$4082	UCR2A	_	12	CTS	CTSD
	\$D082	UCR2B		5	WS	CHSZ
	\$4086 \$D086	USRA USRB	-	15	TXMPTY	TxE
	\$408A \$D08A	UPCRA UPCRB	_	3–0	PC[3:0]	UPC[3:0]
	\$408C \$D08C	UDDRA UDDRB	-	3–0	PDC[3:0]	UDD[3:0]
	\$408E \$D08E	UPDRA UPDRB	-	3–0	D[3:0]	UPD[3:0]



Table D-11. DSP56654 Acronym Changes (Continued)

Function	Address	Reg	ister	Bit #	Bit N	lame
Function	Address	Original	New	DIL#	Original	New
SCP	\$B000	SIMCR	SCPCR	9	VOLTSEL	CKSEL
			_	8	OVRSINK	NKOVR
				5	SISR	SCSSR
				4	SIPT	SCPT
				3	SIIC	SCIC
				2	SINK	NKPE
				1	SITE	SCTE
				0	SIRE	SCRE
	\$B002	SIACR	SCACR	4	SICK	SCCLK
				3	SIRS	SCRS
				2	SIOE	SCDPE
				1	SIVE	SCPE
				0	SIAP	APDE
	\$B004	SIICR	SCPIER	4	SITCI	SCTCIE
				3	SIFNI	SCFNIE
				2	SIFFI	SCFFIE
				1	SIRRI	SCRRIE
				0	SIPDI	SCSCIE
	\$B006	SIMSR	SCPSR	9	SIFF	SCFF
				8	SIFN	SCFN
				7	SITY	SCTY
				6	SITC	SCTC
				5	SITK	TXNK
				4	SIPE	SCPE
				3	SIFE	SCFE
				2	SIOV	SCOE
				1	SIIP	SCSC
				0	SIPD	SCSP
	\$B008	SIMDR	SCPDR	7–0	SIMD[7:0]	SCPD[7:0]
	\$B00A	SIPCR	SCPPCR	9–5	PDIR[4:0]	SCPDD[4:0]
				4–0	PDAT[4:0]	SCPPD[4:0]



Acronym Changes

Table D-11. DSP56654 Acronym Changes (Continued)

Function	Address	Reg	ister	Bit #	Bit Name		
	Address	Original	New	ын	Original	New	
SAP	X:\$FFB2	BCBRA	SAPBCB		<u> </u>	•	
	X:\$FFB3	BCARA	SAPBCA				
	X:\$FFB4	TCRA	SAPCNT				
	X:\$FFB5	TCLR	SAPMR				
	X:\$FFB6	CRAA	SAPCRA				
	X:\$FFB7	CRBA	SAPCRB				
	X:\$FFB8	CRCA	SAPCRC				
	X:\$FFB9	SSISRA	SAPSR				
	X:\$FFBA	RXA	SAPRX				
	X:\$FFBB	TSRA	SAPTSR				
	X:\$FFBC	TXA	SAPTX				
	X:\$FFBD	PDRA	SAPPDR	5–0	PD[5:0]	SAPPD[5:0]	
	X:\$FFBE	PRRA	SAPDDR	5–0	PDC[5:0]	SAPDD[5:0]	
	X:\$FFBF	PCRA	SAPPCR	5–0	PC[5:0]	SAPPC[5:0]	
BBP	X:\$FFA4	RCRB	BBPRMR		l	1	
	X:\$FFA5	TCRB	BBPTMR				
	X:\$FFA6	CRAB	BBPCRA				
	X:\$FFA7	CRBB	BBPCRB				
	X:\$FFA8	CRCB	BBPCRC				
	X:\$FFA9	SSISRB	BBPSR				
	X:\$FFAA	RXB	BBPRX				
	X:\$FFAB	TSRB	BBPTSR				
	X:\$FFCC	TXB	BBPTX				
	X:\$FFAD	PDRB	BBPPDR	5–0	PD[5:0]	BBPPD[5:0]	
	X:\$FFAE	PRRB	BBPDDR	5–0	PDC[5:0]	BBPDD[5:0]	
	X:\$FFAF	PCRB	BBPPCR	5–0	PC[5:0]	BBPPC[5:0]	
DMA	X:\$FFDD	DACN	DAPTR			1	
	X:\$FFDF	DCR	DPDCR				
VIAC	X:\$FF95	VMR	_	4	RATE	CR	
				1	TSN	CL	
	X:\$FF96	VWADDR	VWTSR		•	•	
	X:\$FF97	VWEDR	VWDR				
	X:\$FF9B	VDIBA	VDIBAR				
	X:\$FF9C	VDICA	VDICAR				
	X:\$FF9D	VDOBA	VDOBAR				
	X:\$FF9E	VDOCA	VDOCAR				



Appendix E Programmer's Data Sheets

These programmer's sheets are intended to simplify programming the various registers in the DSP56654. They can be photocopied and used to write in the binary bit values and the hexadecimal value for each register. The programmer's sheets are provided in the same order as the sections in this document. Sheets are also provided for certain registers that are described in other documents. Table E-1 lists each programmer's sheet, the register described in the sheet, and the page in this appendix where the sheet is located.

Table E-1. List of Programmer's Sheets

Formation at Black		Register	Da wa
Functional Block	Acronym	Name	Page
MCU Configuration	RSR	Reset Source Register	E-7
	CKCTL	Clock Control Register	E-7
	GPCR	General Port Control Register	E-8
DSP Configuration	PCTL0	PLL Control Register 0	E-9
	PCTL1	PLL Control Register 1	E-9
	OMR	Operating Mode Register	E-10
	PATCH	Patch Registers	E-11
MDI	MCR	MCU-Side Control Register	E-12
	MCVR	MCU-Side Command Vector Register	E-12
	MSR	MCU-Side Status Register	E-13
	MRR0	MCU Receive Register 0	E-14
	MRR1	MCU Receive Register 1	E-14
	MTR0	MCU Transmit Register 0	E-14
	MTR1	MCU Transmit Register 1	E-14
	DCR	DSP-Side Control Register	E-14
	DSR	DSP-Side Status Register	E-16
	DRR0	DSP Receive Register 0	E-17
	DRR1	DSP Receive Register1	E-17
	DTR0	DSP Transmit Register 0	E-17
	DTR1	DSP Transmit Register 1	E-17



Table E-1. List of Programmer's Sheets (Continued)

Functional Block		Register								
Functional Block	Acronym	Name	Page							
EIM	CS0	Chip Select 0 Register	E-18							
	CS1	Chip Select 1 Register	E-19							
	CS2	Chip Select 2 Register	E-20							
	CS3	Chip Select 3 Register	E-21							
	CS4	Chip Select 4 Register	E-22							
	CS5	Chip Select 5 Register	E-23							
	EIMCR	EIM Configuration Register	E-24							
	EMDDR	Emulation Port Data Direction Register	E-25							
	EMDR	Emulation Port Data Register	E-25							
Emulation Port	EPDDR	Emulation Port Data Direction Register	E-25							
	EPDR	Emulation Port Data Register	E-25							
Interrupts	ISR	Interrupt Source Register	E-26							
	NIER	Normal Interrupt Enable Register	E-28							
	FIER	Fast Interrupt Enable Register								
	NIPR	Normal Interrupt Pending Register								
	FIPR	Fast Interrupt Pending Register								
	ICR	Interrupt Control Register								
	IPRP	Interrupt Priority Register, Peripherals								
	IPRC	Interrupt Priority Register, Core	E-38							
Edge Port	EPPAR	Edge Port Pin Assignment Register	E-39							
	EPDDR	Edge Port Data Direction Register	E-39							
	EPDDR	Edge Port Data Register	E-39							
	EPFR	Edge Port Flag Register	E-39							
QSPI A	SPCRA	Serial A Port Control Register	E-40							
	QCR0A	Queue A Control Register 0	E-41							
	QCR1A	Queue A Control Register 1	E-41							
	QCR2A	Queue A Control Register 2	E-42							
	QCR3A	Queue A Control Register 3	E-42							
	SPSRA	Serial Port A Status Register	E-43							
	SCCR0A	Serial Channel A Control Register 0	E-44							
	SCCR1A	Serial Channel A Control Register 1	E-45							
	SCCR2A	Serial Channel A Control Register 2	E-46							
	SCCR3A	Serial Channel A Control Register 3	E-47							
	SCCR4A	Serial Channel A Control Register 4	E-48							
		QSPI A Control RAM	E-49							
	QPCRA	QSPI A Port Control Register	E-50							
	QDDRA	QSPI A Data Direction Register	E-50							
	QPDRA	QSPI A Port Data Register	E-50							



Table E-1. List of Programmer's Sheets (Continued)

Functional Block		Register	Page
Functional Block	Acronym	Name	— Page
QSPI B	SPCRB	Serial B Port Control Register	E-51
	QCR0B	Queue B Control Register 0	E-52
	QCR1B	Queue B Control Register 1	E-52
	QCR2B	Queue B Control Register 2	E-53
	QCR3B	Queue B Control Register 3	E-53
	SPSRB	Serial Port B Status Register	E-54
	SCCR0B	Serial Channel B Control Register 0	E-55
	SCCR1B	Serial Channel B Control Register 1	E-56
	SCCR2B	Serial Channel B Control Register 2	E-57
	SCCR3B	Serial Channel B Control Register 3	E-58
	SCCR4B	Serial Channel B Control Register 4	E-59
		QSPI B Control RBM	E-60
	QPCRA	QSPI B Port Control Register	E-61
	QDDRA	QSPI B Data Direction Register	E-61
	QPDRA	QSPI B Port Data Register	0
Periodic Interrupt	PITCSR	PIT Control and Status Register	E-62
Timer	PITMR	PIT Modulus Register	E-62
	PITCNT	PIT Counter	E-62
Watchdog Timer	WCR	Watchdog Control Register	E-63
	WSR	Watchdog Service Register	E-63
G-P Timer and	TPWCR	Timers and PWM Control Register	E-64
PWM	TPWMR	Timers and PWM Mode Register	E-65
	TPWSR	Timers and PWM Status Register	E-66
	TPWIR	Timers and PWM Interrupts Enable Register	E-67
	TOCR1	Timer 1 Output Compare Register	E-68
	TOCR3	Timer 3 Output Compare Register	E-68
	TOCR4	Timer 4 Output Compare Register	E-68
	TICR1	Timer 1 Input Capture Register	E-68
	TICR2	Timer 2 Input Capture Register	E-68
	PWOR	PWM Output Compare Register	E-69
	TCNT	Timer Count Register	E-69
	PWMR	PWM Modulus Register	E-69
	PWCNT	PWM Counter	E-69

Motorola



Table E-1. List of Programmer's Sheets (Continued)

Functional Block		Register	Page
Functional Block	Acronym	Name	Page
Protocol Timer	PTCR	PT Control Register	E-70
	PTIER	PT Interrupt Enable Register	E-71
	PTSR	PT Status Register	E-72
	PTEVR	PT Event Register	E-73
	TIMR	Time Interval Modulus Register	E-73
	CTIC	Channel Time Interval Counter	E-73
	CTIMR	Channel Time Interval Modulus Register	E-74
	CFC	Channel Frame Counter	E-74
	CFMR	Channel Frame Modulus Register	E-74
	RSC	Reference Slot Counter	E-75
	RSMR	Reference Slot Modulus Register	E-75
	FTPTR	Frame Table Pointer	E-76
	MTPTR	Macro Table Pointer	E-76
	FTBAR	Frame Tables Base Address Register	E-76
	MTBAR	Macro Tables Base Address Register	E-77
	DTPTR	Delay Table Pointer	E-77
	RSPMR	Reference Slot Prescale Modulus Register	E-77
	PTPCR	PT Port Control Register	E-78
	PTDDR	PT Data Direction Register	E-78
	PTPDR	PT Port Data Register	E-78
UART A	URXA	UART A Receiver Register	E-79
	UTXA	UART A Transmitter Register	E-79
	UCR1A	UART A Control Register 1	E-80
	UCR2A	UART A Control Register 2	E-81
	UBRGRA	UART A Bit Rate Generator Register	E-81
	USRA	UART A Status Register	E-82
	UTSA	UART A Test Register	E-82
	UPCRA	UART A Port Control Register	E-83
	UDDRA	UART A Data Direction Register	E-83
	UPDRA	UART A Port Data Register	E-83



Table E-1. List of Programmer's Sheets (Continued)

Functional Block		Register	Dogo
Functional Block	Acronym	Name	Page
UART B	URXB	UART B Receiver Register	E-84
	UTXB	UART B Transmitter Register	E-84
	UCR1B	UART B Control Register 1	E-85
	UCR2B	UART B Control Register 2	E-86
	UBRGRB	UART B Bit Rate Generator Register	E-86
	USRB	UART B Status Register	E-87
	UTSB	UART B Test Register	E-87
	UPCRB	UART B Port Control Register	E-88
	UDDRB	UART B Data Direction Register	E-88
	UPDRB	UART B Port Data Register	E-88
SCP	SCPCR	SCP Control Register	E-89
	SCACR	Smart Card Activation Control Register	E-90
	SCPIER	SCP Interrupt Enable Register	E-90
	SCPSR	SCP Status Register	E-91
	SCPDR	SCP Data Register	E-92
	SCPPCR	SCP Port Control Register	E-92
Keypad Port	KPCR	Keypad Port Control Register	E-93
	KPSR	Keypad Status Register	E-93
	KPDDR	Keypad Data Direction Register	E-94
	KPDR	Keypad Data Register	E-94
Serial Audio Port	SAPBCB	SAP BRM Constant B	E-95
	SAPBCA	SAP BRM Constant A	E-95
	SAPCNT	SAP Timer Counter	E-96
	SAPMR	SAP Timer Modulus Register	E-96
	SAPCRC	SAP Control Register A	E-96
	SAPCRB	SAP Control Register B	E-97
	SAPCRA	SAP Control Register C	E-98
	SAPSR	SAP Status Register	E-99
	SAPRX	SAP Receive Data Register	E-100
	SAPTX	SAP Transmit Data Register	E-99
	SAPPCR	SAP Port Control Register	E-101
	SAPDDR	SAP GPIO Data Direction Register	E-101
	SAPPDR	SAP Port Data Register	E-101



Table E-1. List of Programmer's Sheets (Continued)

Functional Block		Register	Dogo
Functional Block	Acronym	Name	Page
Baseband Port	BBPRMR	BBP Receive Counter Modulus Register	E-102
	BBPTMR	BBP Transmit Counter Modulus Register	E-102
	BBPCRA	BBP Control Register A	E-102
	BBPCRB	BBP Control Register B	E-103
	BBPCRC	BBP Control Register C	E-104
	BBPSR	BBP Status Register	E-105
	BBPRX	BBP Receive Data Register	E-106
	BBPTX	BBP Transmit Data Register	E-106
	BBPPCR	BBP Port Control Register	E-107
	BBPDDR	BBP GPIO Direction Register	E-107
	BBPPDR	BBP Port Data Register	E-107
DMA	DTOR	DPD Time-out Register	E-108
	DBSR	DPD Buffer Size Register	E-108
	DWCR	DPD Word Count Register	E-108
	DAPTR	DPD Address Pointer	E-109
	DBAR-	DPD Base Address Register	E-109
	DPDCR	DPD Control Register	E-110
VIAC	VIDR	VIAC Input Data Register	E-111
	VBMR	VIAC Branch Metric RAM Access Register	E-111
	VPTR	VIAC Polynomial Register	E-112
	VODR	VIAC Output Data Register	E-112
	VCSR	VIAC Command and Status Register	E-113
	VMR	VIAC ModeRegister	E-114
	VTCRT	VIAC Trellis Count Register	E-115
	VWDR	VIAC WED Data Register	E-115
	VWTSR	VIAC WED Trellis State Register	E-115
	VPMARA,B	VIAC Path Metrica Access Registers	E-116
	VDIBAR	VIAC DMA Input Channel Base Address Register	E-117
	VDICAR	VIAC DMA Input Channel Current Address Register	E-117
	VDOBAR	VIAC DMA Output Channel Base Address Register	E-118
	VDOCAR	VIAC DMA Output Channel Current Address Register	E-118



iicaliON:											ammer			
	MC	U C	Cor	e		WDR	EXR		Desc	cription	ı	7		
						0	0	Powe	er-on res	et				7
	R	SR)			0	1	RES	T_IN res	et				
	_		_			1	0	Watc	hdog res	et				
	Reset So Address		_			1	1	(Res	erved)					
Rese	t value dep			reset										
15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	* *	*	*	*	*	*	*	*	*	*	*	*	WDR	EXR
0	0 0	0	0	0	0	0	0	0	0	0	0	0		
	\$0			(\$0				\$0					
	Ck	(CT	1					ſ,	MCD[0:2	1		escript	ion	
	Clock Co	_							000		clock div			
	Address	= \$0020_	_C000						001		clock div			
		et = \$000 ad/Write						_	010	-	clock div			
CKOS	110	Descri							011	_	clock div			
0	MCU clock			oin			,	-	100	MCU (clock div	rision fa	ctor = 1	6
1	DSP clock								101-111	(Rese	rved)			
CKOD		Descri	ption					Γ	MCS		D	escript	ion	
0	CKO pin e						11_		0	CKIL	selected			output
1	CKO pin d								1 CKIH se			l at mult	tiplexer	outpu
СКОНД		Descri	ntion					Г	CKIHD	T		escript	ion	
0	CKOH out			t k				-	0	CKIH	input bu	•		
1	CKOH out								1	-	input bu			hen
DCS		Descri	ntion							MCS b	oit cleare	ed		
0	CKIH provi					_								
	CKIL provi													
1	· · · · · · · · · · · · · · · · · · ·													
	1	Descri	•		_									
CKIHF	CKIH Issa		IVII IZ		\perp									
CKIHF 0	CKIH less		Hz				1							
CKIHF	CKIH less												7 l	l
CKIHF 0	CKIH is 20	-58.8 M	11	10	9	8 DCS	7 	6 	5 T CKOS	4 MCD2	3 I MCD1	2 MCD0	7 1 MCS	0
CKIHF 0 1	CKIH is 20	–58.8 M		10 *	9 * 0	8 DCS	7 CKOHD	6 CKOD		4 MCD2	3 MCD1	2 MCD0	1 MCS	0 CKIHI




Application:	Date:
••	_
	Programmer:

MCU Core GPC7 Description 0 Pin E11 functions as RTS **GPCR** Pin E11 functions as IC2 1 **General Port Control Register** Address = \$0020 CC00 GPC6 Description Reset = \$0000Pin G11 functions as ROW7 Read/Write 0 1 Pin G11 functions as SCKA GPC8 Description GPC5 Description 0 Data Visibility mode disabled 0 Pin G13 functions as ROW6 1 Data Visibility mode enabled Pin G13 functions as SC2A DCD accessed by configuring as output in KDDR GPC9 Description 0 TxA and RxA routed to UART pins; GPC4 Description XYD[15:14] pins are GPIO if GPC8 cleared 0 Pin H14 functions as ROW5 TxA and RxA routed to XYD[15:14] Pin H14 functions as IC2 if GPC8 cleared GPC3 Description GPC10 Description 0 Pin M13 functions as COL7 Normal operation Pin M13 functions as PWM DSP Program Visibility mode invoked if PVEN (OMR) also set GPC2 Description GPC11 Description Pin N13 functions as COL6 0 SC2A pin disconnected; ROW6 pin Pin N13 functions as OC1 connected to SC2A source SC2A pin connected; ROW6 pin outputs SC2A pin value. GPC1 Description Pin J12 functions as INT7 0 GPC12 Description Pin J12 functions as SRDA SCKA pin disconnected; ROW7 pin connected to SCKA source. DTR accessed by configuring as output in EPDDR SCKA pin connected; ROW7 pin outputs SCKA pin value. GPC0 Description 0 Pin K11 functions as INT6 STO bit value is reflected on STO pin, and is Pin K11 functions as STDA unaffected by reset DSR accessed by configuring as output in EPDDR 15 13 10 STO GPC12 GPC11 GPC10 GPC9 GPC8 GPC7 GPC6 GPC5 GPC4 GPC3 GPC2 GPC1 GPC0 0 0 \$0

* = Reserved, Program as 0





PCTL1

PLL Control Register 1

Address = X:\$FFFC Reset = \$0000

PEN			Descri	ption						PSTP		D	escripti	on	
0	PL	L disab	led				\neg	Г		0	PLL	disable	d during	STOP	mode
1	PL	L enabl	ed							1	PLL	operate	s during	STOP	mode
		Predivic Jse with in P									Di	ivision	Factor		
							<u>-</u>								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	PD6	PD5	PD4	*	*	PEN	PSTP	*	*	DF2	DF1	DF0
0	0	0	0				0	0			0	0			
	\$	0													
				l		* _ Da	served,	1							



Application:	Date:
	Programmer:

DSP Core XYS Description 0 Stack Extension mapped to X memory Stack Extension mapped to Y **Operating Mode Register** memory Reset determined by hardware Read/Write Extended Stack Underflow Flag Extended Stack Overflow Flag Extended Stack Underflow Flag Extended Stack Wrap Flag Extended Stack Overflow Flag SD Description 0 128 K clock cycle delay Extended Stack Wrap Flag 16 clock cycle delay SEN Description 0 Stack Extension disabled 1 Stack Extension enabled PCD Description **PVEN** Description 0 PC relative instructions enabled Program Address Visibility disabled 0 Program Address Visibility enabled if GPC10 is also set. 1 PC relative instructions disabled **XYSEL** Description 0 Data Visibility shows Y buses. Data Visibility shows X buses. MB Description Reflects state of DSP_IRQ at negation of **ATE** Description RESET_IN Address Trace disabled 0 Address Trace enabled 15 13 12 10 1 0 XYSEL PVEN SEN WRP EOV EUN SD PCD MB 0 1 **EOM Extended Operating Mode Register COM Chip Operating Mode Register** * = Reserved, Program as 0





											Progra	ammer	:		
	D	SF	, C	or	е										
							PA	R0							
							atch R ddress : Reset :		F8						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PAR15	PAR14	PAR13	PAR12	PAR11	PAR10	PAR9	PAR8	PAR7	PAR6	PAR5	PAR4	PAR3	PAR2	PAR1	PAR
15 PAR15	14 PAR14	13 PAR13	12 PAR12	11 PAR11	10 PAR10	9 PAR9	ddress = Reset = 8 PAR8	7 PAR7		5 PAR5	4 PAR4	3 PAR3	2 PAR2	1 PAR1	0 PAR
15	14	13	12	11	10		atch R		r 2 F6	5	4	3	2	1	0
PAR15	PAR14	PAR13	PAR12	PAR11	PAR10	PAR9	PAR8	PAR7	PAR6	PAR5	PAR4	PAR3	PAR2	PAR1	PAR
1711110															



ication:										Date:				
-										Progra	ammer	:		
	MC			\					MTIE1	<u> </u>		escript	ion	
		UI	AIL	7 1				_	0	Interru	ıpt disal		1011	
	M	CR)						1	-		it Interru	ınt 1 on	oblod
м	CU-Side C		_	or				L	ı.	IVICO	i i ai i Si i i	it iiiteiit	ирт геп	abieu
	Address =			.61					MGIE1	Description				
		= \$000							0	Interru	pt disal	oled		
MTIEO	T Rea	d/Write			\neg				1	MCU (General	Interru	pt 1 ena	abled
0	Interrupt die	Descr	iption					Г	MGIE0			escript	ion	
1	Interrupt dis		rrunt 0	onablad					0	Interru	pt disal	•		
'	IVICO TTATIS	onni inte	inupi o e	enableu					1	-		Interru	pt 0 ena	abled
MRIE1		Descr	iption					_	•				p. 0 0	
0	Interrupt dis	sabled							DHR		D	escript	ion	
1	1 MCU Receive Interrupt 1 enabled								0		et issue	ed		
MRIE0		Descr	intion		\neg				1	Resets	SDSP			
0	Interrupt dis		iption					Г	MDIR		D	escript	ion	
1	MCU Recei		rrunt () e	nahled	-				0	No res	et issue			
•	WOO RECE	ive inter	Tupt 0 C	паріса					1	Resets	s MDI o	n MCU	and DS	P P
								_						
										МС	U-to-D	SP Flag	s	
							_							
											L			
15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
MRIE0 M	RIE1 MTIE0	MTIE1	MGIE0	MGIE1	*	*	DHR	MDIR	*	*	*	MDF2	MDF1	MDI
					0	0			0	0	0			
	MC	CVF	₹							mmand				
MCU-S	ide Comm			eaiste	r					V[0:6] x		piacom		
	Address =	\$0020_	_2FF2	- 3										
		= \$006 d/Write	0						MNMI		D	escript	ion	
	T				_				0	Comm	and Int	errupt is	maska	able
MC	<u> </u>	Descri	•						1			errupt is	_ 	
0	No interrup							L		non-m	askable			
1	Sets MCP t	oit in DS	SΚ					L						
														٦
15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	* *	*	*	*	*	MC	MCV6	MCV5	MCV4	MCV3	MCV4	MCV1	MCV0	MNI
	0 0	0	0	0	0								<u> </u>	
0							1				1			
0	\$0						d, Progra							



Application:	Date:
	Programmer:

MCU MDI MGIP1 Description 0 No interrupt pending **MSR** 1 MCU General Interrupt 1 pending **MCU-Side Status Register** MTIR Description Address = \$0020 2FF6 No interrupt pending 0 Reset = \$3080 Read/Write 1 Protocol Timer DSP Interrupt pending MGIP0 Description DWS Description 0 No interrupt pending 0 No interrupt pending MCU General Interrupt 0 pending IRQC asserted to awaken DSP from STOP mode MTE1 Description MTR1 has data 0 DRS Description 1 MTR1 is empty 0 DSP is not in RESET state DSP currently in RESET state MTE0 Description 0 MTR0 has data **MSMP** Description 1 MTR0 is empty 0 No memory access pending 1 Shared memory access pending MRF1 Description DPM Description MRR1 is empty 0 1 MRR1 has data 0 DSP is in Normal mode DSP is in STOP mode 1 MRF0 Description MEP Description 0 MRR0 is empty 0 No event pending MRR0 has data 1 MCU-Side event pending **MCU-Side Flags** 3 2 0 15 12 MRF0 MRF1 MTE0 MTE1 MGIP0 MGIP1 MTIR DWS DRS MSMP DPM MEP MF2 MF1 MF0 0 * = Reserved, Program as 0



icatior	n:									_					
	M	Cl	JN	1 D		MCU	Receiv	RC ve Reg	ister 0						
						Add	Reset :	= \$uuuu /Write							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
data	data	data	data	data	data	data	data	data	data	data	data	data	data	data	data
								RR1							
						MCU	Receivers = \$ Reset =	RR1 ve Reg 50020_2 = \$uuuu //Write	ister 1						
15	14	13	12	11	10	MCU Add	Receivers = \$ Reset = Read	/e Reg 50020_2 = \$uuuu //Write 7	ister 1 FFC	5	4	3	2	1	0
15 data	14 data	13 data	12 data	11 data	10 data	MCU Add	Receivers = \$ Reset = Read	/e Reg \$0020_2 = \$uuuu //Write	ister 1 FFC	5 data	4 data	3 data	2 data	1 data	
						MCU Add	Receivers = \$ Reset = Read	/e Reg 50020_2 = \$uuuu //Write 7	ister 1 FFC						
						MCU Add	Receivers = \$ Reset : Read 8 data	/e Reg 50020_2 = \$uuuu //Write 7	ister 1 FFC 6 data						
						MCU 9 data	Receivers = \$ Reset = Read 8 data Transn ress = \$ Reset = Res	/e Reg 50020_2 = \$uuuu //Write 7 data	ister 1 6 data ister 0	data					
						MCU 9 data	Receivers = \$ Reset = Read 8 data Transn ress = \$ Reset = Res	Reg S0020_2 = \$uuuu //Write	ister 1 6 data ister 0	data					0 data

MCU Transmit Register 1 Address = \$0020_2FF8 Reset = \$uuuu Read/Write

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
data															





Application:	Date:
-	Programmer:

DSP MDI DRIE0 Description 0 Interrupt disabled 1 DSP Receive Interrupt 0 enabled **DSP-Side Control Register** Address = X:\$FF8A Reset = \$0000 Read/Write DRIE1 Description 0 Interrupt disabled DSP Receive Interrupt 1 enabled DTIE1 Description 0 Interrupt disabled MCIE DSP Transmit Interrupt 1 enabled Description 0 Interrupt disabled 1 MCU Command Interrupt enabled DTIE0 Description 0 Interrupt disabled DSP Transmit Interrupt 0 enabled **DSP-to-MCU Flags** 3 2 0 15 12 DTIE0 DTIE1 DRIE0 DRIE1 MCIE DMF2 DMF1 DMF0 0 0 0 0 0 0 0 0 * = Reserved, Program as 0



cation:							Date:
							Programmer:
	DSP MDI				_	DGIR1	Description
	_		Г			0	No interrupt pending
	DSR					1	MCU General Interrupt 1 pending (MGIP1 is set)
	OSP-Side Status Register				<u> </u>		(MOII 1 IS SOL)
	Address = X:\$FF8B Reset = \$C060				Г		
	Read/Write				-	DTIC	Description
20120		7				1	Signal to MCU to clear MTIR bit in MSR (bit 9) (write-only)
DGIR0	Description	_			_		
0	No interrupt pending MCU General Interrupt 0 pending	_			ſ	MCP	Description
	(MGIP0 is set)				-	0	No interrupt pending
						1	MCU-Side Command interrupt
DRF1	Description						pending
0	DRR1 is empty	_					
1	DRR1 has data					DWSC	Description
		_				1	Signal to MCU to clear DWS bit in MSR (bit 8) (write-only)
DRF0	Description				L		1
0	DRR0 is empty	_	7		Ī	MPM[0:1]	Description
1	DRR0 has data						MCU in STOP mode
		_				01	MCU in WAIT mode
DTE1	Description				-	10	MCU in DOZE mode
0	DTR1 has data	山			-	11	MCU in Normal mode
1	DTR1 is empty	_			L		
DTE0	Description	a				DEP	Description
0	DTR0 has data	٦, ۱				0	No event pending
1	DTR0 is empty	-				1	DSP-Side event pending
	1, 2	-					
							DSP-Side Flags
			_				
							\neg
				'		1	
1		1		1			

* = Reserved, Program as 0

0





Application: _	Date:
-	Programmer:

DSP MDI

DRR0

DSP Receive Register 0

Address = X:\$FF8F Reset = \$uuuu Read/Write

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
data															
	ı												ı		

DRR1

DSP Receive Register 1

Address = X:\$FF8E Reset = \$uuuu Read/Write

data data data data data data data data	data dat	
		data

DTR₀

DSP Transmit Register 0

Address = X:\$FF8D Reset = \$uuuu

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
data															
															1
				i				i							

DTR1

DSP Transmit Register 1

Address = X:\$FF8C Reset = \$uuuu Read/Write

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
data															



Application:	Date:
	Programmer:

EIM CSCR0

Chip Select Register 0

Address = \$0020_1000 Reset = \$F861 Read/Write

OEA	Description
0	The OE signal is asserted normally
1	The OE signal is asserted half a clock cycle later on read accesses

CSA	Description
0	The CS signal is asserted normally
	The CS signal is asserted one cycle later on read and write accesses, and an extra cycle inserted between back-to-back cycles

EDC	Description
0	No delay occurs after a read cycle
1	One clock cycle is inserted after a read cycle

wws	Description
0	Read and write WAIT states same
	Write WAIT states = Read WAIT states + 1

WSC[0:3	B] Description	
Binary value of number states	er of external m	nemory wait

13

12

WSC0

11

WWS

10

EDC

CSA

WEN	Description
	The EB0–1 signals are negated normally
1	The EBO-1 signals are negated half a clock cycle earlier on write accesses

EBC	Description
	Read and write accesses both assert EB0–1
1	Only write accesses can assert EB0–1

DSZ1	DSZ0	Description
0	0	8-bit port on D[8:15] pins
0	1	8-bit port on D[0:7] pins
1	0	16-bit port on D[0:15] pins
1	1	(Reserved)

SP	Description
0	User mode accesses allowed
1	User mode accesses prohibited
1	User mode accesses prohibited

WP	Description	
0	Writes are allowed	
1	Writes are prohibited	

CSEN	Description	
0	Chip Select function is disabled. CS0 pin is inactive.	
1	Chip Select function is enabled	

* = Reserved, Program as 0

OEA

WEN

EBC

DSZ1

DSZ0

SP

WP

31-16 T

0

\$0

15

WSC3

14

WSC2 WSC1

CSEN

0



Application:	Date:
-	Programmer:

WEN Description **EIM** The EB0-1 signals are negated CSCR1 The EB0-1 signals are negated half a clock cycle earlier on write accesses **Chip Select Register 1** Address = \$0020_1004 **EBC** Description Reset = \$uuuu Read/Write 0 Read and write accesses both assert Only write accesses can assert OEA Description The OE signal is asserted normally 0 1 The OE signal is asserted half a DSZ1 DSZ0 Description clock cycle later on read accesses 0 0 8-bit port on D[8:15] pins 0 1 8-bit port on D[0:7] pins **CSA** Description 1 0 16-bit port on D[0:15] pins The CS signal is asserted normally 0 1 1 (Reserved) The CS signal is asserted one cycle later on read and write accesses, SP Description and an extra cycle inserted between back-to-back cycles 0 User mode accesses allowed 1 User mode accesses prohibited EDC Description WP Description 0 No delay occurs after a read cycle 0 Writes are allowed 1 One clock cycle is inserted after a Writes are prohibited 1 read cycle Description PΑ wws Description 0 CS pin at logic low Read and write WAIT states same 0 1 CS pin at logic high 1 Write WAIT states = Read WAIT states + 1 **CSEN** Description Chip Select function is disabled, and CS1 pin is a GPO 0 WSC[0:3] Description Binary value of number of external memory wait 1 Chip Select function is enabled 31-16 15 14 13 12 10 5 WSC3 WSC2 WSC1 WSC0 **WWS EDC** CSA **OEA** WEN **EBC** DSZ1 DSZ0 SP WP PA **CSEN** 0 \$0

* = Reserved, Program as 0



Application:	Date:
	Programmer:
	Programmer:

EIM CSCR2

Chip Select Register 2

Address = \$0020_1008 Reset = \$uuuu Read/Write

WEN	Description
0	The EB0–1 signals are negated normally
1	The EBO—T signals are negated half a clock cycle earlier on write accesses

OEA	Description	
0	The OE signal is asserted normally	
1	The OE signal is asserted half a clock cycle later on read accesses	

CSA	Description	
0	The CS signal is asserted normally	
	The CS signal is asserted one cycle later on read and write accesses, and an extra cycle inserted between back-to-back cycles	

EDC	Description
0	No delay occurs after a read cycle
1	One clock cycle is inserted after a read cycle

wws	Description
0	Read and write WAIT states same
1	Write WAIT states = Read WAIT states + 1

WSC[0:3] Description						
Binary value of number of external memory wait states						
31–16	15	14	13	12	11	10

13 WSC1

WSC0

WWS

EDC

CSA

WSC3

0 \$0 WSC2

EBC	Description
0	Read and write accesses both assert EB0–1
1	Only write accesses can assert EB0–1

DSZ1	DSZ0	Description
0	0	8-bit port on D[8:15] pins
0	1	8-bit port on D[0:7] pins
1	0	16-bit port on D[0:15] pins
1	1	(Reserved)

SP	Description
0	User mode accesses allowed
1	User mode accesses prohibited

WP	Description
0	Writes are allowed
1	Writes are prohibited

PA	Description
0	CS pin at logic low
1	CS pin at logic high

CSEN	Description
0	Chip <u>Sel</u> ect function is disabled, and CS2 pin is a GPO
1	Chip Select function is enabled

WP

PA

CSEN

5

DSZ1

DSZ0

OEA

WEN

EBC

^{* =} Reserved, Program as 0



Application:	Date:
	Programmer:

EIM CSCR3

Chip Select Register 3

Address = \$0020_100C Reset = \$uuuu Read/Write

WEN	Description
0	The EB0–1 signals are negated normally
1	The EBO-1 signals are negated half a clock cycle earlier on write accesses

OEA	Description
0	The OE signal is asserted normally
1	The OE signal is asserted half a clock cycle later on read accesses

CSA	Description
0	The CS signal is asserted normally
1	The CS signal is asserted one cycle later on read and write accesses, and an extra cycle inserted between back-to-back cycles

EDC	Description	
0	No delay occurs after a read cycle	
	One clock cycle is inserted after a read cycle	

wws	Description
0	Read and write WAIT states same
	Write WAIT states = Read WAIT states + 1

WSC[0:3] Description	
Binary value of number states	er of external memory wait

13

WSC1

12

WSC0

11

WWS

10

EDC

EBC	Description
0	Read and write accesses both assert EB0–1
1	Only write accesses can assert EB0-1

DSZ1	DSZ0	Description
0	0	8-bit port on D[8:15] pins
0	1	8-bit port on D[0:7] pins
1	0	16-bit port on D[0:15] pins
1	1	(Reserved)

SP	Description	
0	User mode accesses allowed	
1	User mode accesses prohibited	

WP	Description
0	Writes are allowed
1	Writes are prohibited

PA	Description
0	CS pin at logic low
1	CS pin at logic high

CSEN	Description	
0	Chip <u>Sel</u> ect function is disabled, and CS3 pin is a GPO	
1	Chip Select function is enabled	
_ '	Only delect function is chabled	

WP

PA

CSEN

DSZ1

DSZ0

EBC

OEA

WEN

31–16

0 \$0 15

WSC3

WSC2



Application:	Date:
	Programmer:

EIM CSCR4

Chip Select Register 4

Address = \$0020_1010 Reset = \$uuuu Read/Write

WEN	Description
	The EB0–1 signals are negated normally
1	The EBO-1 signals are negated half a clock cycle earlier on write accesses

OEA	Description
0	The OE signal is asserted normally
1	The OE signal is asserted half a clock cycle later on read accesses

CSA	Description	
0	The CS signal is asserted normally	
1	The CS signal is asserted one cycle later on read and write accesses, and an extra cycle inserted between back-to-back cycles	

EDC Description	
0	No delay occurs after a read cycle
1	One clock cycle is inserted after a read cycle

wws	Description	
0	Read and write WAIT states same	
1	Write WAIT states = Read WAIT states + 1	

WSC[0:3] Description		
Binary value of number of external memory wait states		

13

WSC2 WSC1

12

WSC0

11

WWS

10

EDC

CSA

EBC Description	
0	Read and write accesses both assert EB0–1
1	Only write accesses can assert EB0-1

DSZ1	DSZ0	Description
0	0	8-bit port on D[8:15] pins
0	1	8-bit port on D[0:7] pins
1	0	16-bit port on D[0:15] pins
1	1	(Reserved)

SP	Description	
0	User mode accesses allowed	
1	User mode accesses prohibited	

WP	Description
0	Writes are allowed
1	Writes are prohibited

PA	Description
0	CS pin at logic low
1	CS pin at logic high

CSEN	Description	
0	Chip <u>Sel</u> ect function is disabled, and CS4 pin is a GPO	
1	Chip Select function is enabled	

WP

* = Reserved, Program as 0

OEA

WEN

EBC

DSZ1

DSZ0

31-16 T

0 \$0 15

WSC3

CSEN



Application:	Date:
-	<u>_</u>
	Programmer:

EIM CSCR5

Chip Select Register 5

Address = \$0020_1014 Reset = \$uuuu Read/Write

WEN	Description
0	The EB0-1 signals are negated normally
1	The EBO-1 signals are negated half a clock cycle earlier on write accesses

OEA	Description
0	The OE signal is asserted normally
1	The OE signal is asserted half a clock cycle later on read accesses

CSA	Description
0	The CS signal is asserted normally
1	The CS signal is asserted one cycle later on read and write accesses, and an extra cycle inserted between back-to-back cycles

EDC	Description
0	No delay occurs after a read cycle
1	One clock cycle is inserted after a read cycle

wws	Description
0	Read and write WAIT states same
1	Write WAIT states = Read WAIT states + 1

WSC[0:3] Description
Binary value of number states	er of external memory wait

13

WSC1

12

WSC0

11

WWS

10

EBC	Description
0	Read and write accesses both assert EB0–1
1	Only write accesses can assert EB0–1

DSZ1	DSZ0	Description
0	0	8-bit port on D[8:15] pins
0	1	8-bit port on D[0:7] pins
1	0	16-bit port on D[0:15] pins
1	1	(Reserved)

SP	Description
0	User mode accesses allowed
1	User mode accesses prohibited

WP	Description
0	Writes are allowed
1	Writes are prohibited

PA	Description
0	CS pin at logic low
1	CS pin at logic high

CSEN	Description
0	Chip Select function is disabled, and CS5 pin is a GPO
1	Chip Select function is enabled

EDC CSA OEA WEN EBC DSZ1 DSZ0 SP WP PA CSEN

31–16

0 \$0 15

WSC3

WSC2



Application:	Date:
-	Programmer:

EIM

EIMCR

EIM Configuration Register

Address = \$0020_1018 Reset = \$0038 Read/Write

SPRAM	Description
0	User mode access to internal RAM is allowed
1	User mode access to internal RAM is prohibited. Only Supervisor access is allowed

SPIPER	Description
	User mode access to peripherals is allowed
1	User mode access to internal peripherals is prohibited. Only Supervisor access is allowed

EPEN	Description
	Emulation port pins configured as GPIO
1	Emulation port pins configured as SIZ[0:1] and PSTAT[0:3]

* = Reserved,	Prog	gram a	as 0

SPROM	Description
	User mode access to internal ROM is allowed
1	User mode access to internal ROM is prohibited. Only Supervisor access is allowed

HDB	Description
	Lower data bus D[0:15] driven externally
1	Upper data bus D[16:31] driven externally

SHEN1	SHEN0	Description
0	0	Show cycles disabled
0	1	Show cycles enabled, transfers during EDC/CSA idle cycles not visible externally
1	0	Show cycles enabled, all transfers visible (causes performance loss)
1	1	(Reserved)

31–16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	*	*	EPEN	SPIPER	SPRAM	SPROM	HDB	SHEN1	SHEN0
0	0		0	0	0	0	0	0	0							
\$0		\$	0		\$0											
* - Reserved Program as 0																





lication:				nmer:				
Emulation	Port	t						
EMDD	R			EMDDn	<u> </u>	Descrip	tion	
Emulation Port Data Direc		r		0	Pin is GI	PIO input		
Address = \$0020_0 Reset = \$0000				1	Pin is GPIO output			
15 14 13 12 EMD15 EMD14 EMD13 EMD12	11 10 EMD11 EMD10	9 8 EMD9 EMD8	7 EMD7 E	6 5 EMD6 EMDD5	4 EMDD4 E	3 2 MDD3 EMDD2	1 2 EMDD1	0 EMDD
EMDR Emulation Port Data Address = \$0020_C Reset = \$0000	Register				Por	t Data Bits		

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EMD15	EMD14	EMD13	EMD12	EMD11	EMD10	EMD9	EMD8	EMD7	EMD6	EMD5	EMD4	EMD3	EMD2	EMD1	EMD0
* Decembed December 20															





Application: ______ Date: _____

Programmer: _ **MCU Interrupts** PTM Description 0 No interrupt request **ISR** Protocol Timer interrupt request 1 **Upper Halfword QSPIA** Description **Interrupt Souce Register** No interrupt request Upper Halfword 0 Address = \$0020 0000 1 QSPI A interrupt request pending Reset = \$0000 Read/Write MDI Description PT0 0 No interrupt request Description MDI interrupt request pending 1 0 No interrupt request Protocol Timer MCU0 interrupt SCP Description request pending 0 No interrupt request SIM Card Tx, Rx, or Error interrupt PT1 Description request pending 0 No interrupt request **URXB** Description Protocol Timer MCU1 interrupt 1 request pending No interrupt request 0 UART B Receiver Ready interrupt PT2 Description request pending No interrupt request 0 **UTXB** Description Protocol Timer MCU2 interrupt 0 No interrupt request request pending **UART B Transmitter Ready interrupt** request pending UTXA Description **QSPIB** Description 0 No interrupt request 0 No interrupt request 1 **UART A Transmitter Ready interrupt** request pending QSPI B interrupt request pending **SMPC** Description TPW Description 0 No interrupt request 0 No interrupt request SIM Position Change interrupt General Purpose Timer/PWM request pending interrupt request pending PIT Description **URXA** Description 0 No interrupt request 0 No interrupt request Periodic Interrupt Timer interrupt UART A Receiver Ready interrupt request pending request pending 25 24 23 22 21 20 19 17 URXA **SMPC** UTXA PT2 PT0 PTM **QSPIA** MDI SCP **URXB** UTXB **QSPIB** TPW PIT ISR can only be read as a 32-bit word. NOTE: * = Reserved, Program as 0 The upper and lower halfwords cannot be accessed separately.





Application:	Date:
••	
	Programmer:

INT5 Description **MCU Interrupts** 0 No interrupt request 1 INT5 interrupt request pending **ISR** INT4 Description Lower Halfword 0 No interrupt request **Interrupt Souce Register** Lower Halfword 1 INT4 interrupt request pending Address = \$0020_0002 Reset = \$0007 Read/Write INT3 Description 0 No interrupt request INT6 Description INT3 interrupt request pending 1 0 No interrupt request 1 INT6 interrupt request pending INT2 Description 0 No interrupt request 1 INT2 interrupt request pending INT7 Description 0 No interrupt request INT1 Description 1 INT7 interrupt request pending 0 No interrupt request 1 INT1 interrupt request pending URTSA Description INT₀ Description No interrupt request 0 No interrupt request UART A RTS Delta interrupt request INT0 interrupt request pending **URTSB** Description **KPD** Description No interrupt request 0 No interrupt request UART B RTS Delta interrupt request pending 1 Keypad Interface interrupt request Software Interrupt Requests 2-0 Always set 15 0 KPD URTSA INT7 INT6 INT5 INT4 INT3 INT2 INT1 INT0 URTSB S1 S0 0 0 ISR can only be read as a 32-bit word. NOTE: * = Reserved, Program as 0 The upper and lower halfwords cannot be accessed separately.





Application: _

Programmer: _ **MCU Interrupts EPTM** Description 0 Interrupt source is masked **NIER** Protocol Timer interrupt source 1 **Upper Halfword EQSPIA** Description **Normal Interrupt Enable Register** Upper Halfword Interrupt source is masked Address = \$0020_0004 1 QSPI A interrupt source enabled Reset = \$0000 Read/Write **EMDI** Description EPT0 0 Interrupt source is masked Description MDI interrupt source enabled 1 0 Interrupt source is masked Protocol Timer MCU0 interrupt **ESCP** Description source enabled Interrupt source is masked SIM Card Tx, Rx, or Error interrupt EPT1 Description source enabled 0 Interrupt source is masked **EURXB** Description Protocol Timer MCU1 interrupt 1 source enabled Interrupt source is masked UART B Receiver Ready interrupt EPT2 Description source enabled 0 Interrupt source is masked **EUTXB** Description Protocol Timer MCU2 interrupt 0 Interrupt source is masked **UART B Transmitter Ready interrupt** source enabled **EUTXA** Description **EQSPIB** Description 0 Interrupt source is masked Interrupt source is masked UART A Transmitter Ready interrupt 1 source enabled QSPI B interrupt source enabled **ESMPC** Description **ETPW** Description 0 Interrupt source is masked 0 Interrupt source is masked SIM Position Change interrupt General Purpose Timer/PWM source enabled interrupt source enabled **EPIT** Description **EURXA** Description Interrupt source is masked 0 Interrupt source is masked Periodic Interrupt Timer interrupt source enabled UART A Receiver Ready interrupt source enabled 25 24 23 22 21 20 19 17 **ESMPC EUTXA** EPT0 **EPTM EQSPIA EMDI ESCP EURXB EUTXB EQSPIB ETPW EPIT** NOTE: NIER can only be read as a 32-bit word. * = Reserved, Program as 0

The upper and lower halfwords cannot be accessed separately.





Application:	Date:
-	
	Programmer:

EINT5 Description **MCU Interrupts** Interrupt source is masked 1 INT5 interrupt source enabled **NIER** EINT4 Description **Lower Halfword** 0 Interrupt source is masked **Normal Interrupt Enable** Register 1 INT4 interrupt source enabled Lower Halfword Reset = \$0000 EINT3 Description Read/Write 0 Interrupt source is masked EINT6 Description 1 INT3 interrupt source enabled Interrupt source is masked 1 INT6 interrupt source enabled EINT2 Description 0 Interrupt source is masked 1 INT2 interrupt source enabled EINT7 Description 0 Interrupt source is masked EINT1 Description 1 INT7 interrupt source enabled 0 Interrupt source is masked 1 INT1 interrupt source enabled **EURTSA** Description EINT0 Description Interrupt source is masked Interrupt source is masked 0 1 UART A RTS Delta interrupt source INT0 interrupt source enabled **EURTSB** Description **EKPD** Description Interrupt source is masked 0 Interrupt source is masked UART B RTS Delta interrupt source enabled 1 Keypad Interface interrupt source ES2-0 Description 0 Interrupt source is masked Software interrupt source enabled 15 0 EKPD EURTSA EINT7 EINT6 EINT5 EINT4 EINT3 EINT2 EINT1 EINT0 EURTSB ES2 ES1 ES0 0 0 NIER can only be read as a 32-bit word. NOTE: * = Reserved, Program as 0 The upper and lower halfwords cannot be accessed separately.



Application:	Date:	
-		
	Programmer:	

MCU Interrupts **EFPTM** Description 0 Interrupt source is masked **FIER** Protocol Timer interrupt source 1 **Upper Halfword EFQSPIA** Description Fast Interrupt Enable Register Upper Halfword Interrupt source is masked Address = \$0020_0008 1 QSPI A interrupt source enabled Reset = \$0000 Read/Write **EFMDI** Description EFPT0 Description 0 Interrupt source is masked MDI interrupt source enabled 1 Interrupt source is masked Protocol Timer MCU0 interrupt **EFSCP** Description source enabled Interrupt source is masked SIM Card Tx, Rx, or Error interrupt EFPT1 Description source enabled 0 Interrupt source is masked **EFURXB** Description Protocol Timer MCU1 interrupt 1 source enabled Interrupt source is masked UART B Receiver Ready interrupt EFPT2 Description source enabled 0 Interrupt source is masked **EFUTXB** Description Protocol Timer MCU2 interrupt 0 Interrupt source is masked UART B Transmitter Ready interrupt source enabled **EFUTXA** Description **EFQSPIB** 0 Interrupt source is masked Description Interrupt source is masked UART A Transmitter Ready interrupt source enabled QSPI B interrupt source enabled **EFSMPC** Description **EFTPW** Description 0 Interrupt source is masked 0 Interrupt source is masked SIM Position Change interrupt General Purpose Timer/PWM source enabled interrupt source enabled **EFPIT** Description **EFURXA** Description Interrupt source is masked 0 Interrupt source is masked Periodic Interrupt Timer interrupt UART A Receiver Ready interrupt source enabled source enabled 25 24 22 21 20 17 EFURXAEFSMPCEFUTXA EFPT0 EFPTM EFQSPIA **EFMDI** EFSCP EFURXBEFUTXBEFQSPIE **EFTPW EFPIT** FIER can only be read as a 32-bit word. * = Reserved, Program as 0 The upper and lower halfwords cannot be accessed separately.





Application:	Date:
	_
	Programmer:

EFINT5 Description **MCU Interrupts** Interrupt source is masked 1 INT5 interrupt source enabled **FIFR** EFINT4 Description Lower Halfword 0 Interrupt source is masked Fast Interrupt Enable Register Lower Halfword 1 INT4 interrupt source enabled Reset = \$0000 Read/Write EFINT3 Description 0 Interrupt source is masked **EFINT6** Description 1 INT3 interrupt source enabled Interrupt source is masked 1 INT6 interrupt source enabled EFINT2 Description 0 Interrupt source is masked 1 INT2 interrupt source enabled **EFINT7** Description Interrupt source is masked EFINT1 Description 1 INT7 interrupt source enabled 0 Interrupt source is masked 1 INT1 interrupt source enabled **EFURTSA** Description **EFINTO** Description Interrupt source is masked Interrupt source is masked 0 UART A RTS Delta interrupt source INT0 interrupt source enabled **EFURTSB** Description **EFKPD** Description Interrupt source is masked 0 Interrupt source is masked UART B RTS Delta interrupt source enabled 1 Keypad Interface interrupt source EFS2-0 Description 0 Interrupt source is masked Software interrupt source enabled 0 EFKPD EFURTSA EFINT7 EFINT6 EFINT5 EFINT4 EFINT3 EFINT2 EFINT1 EFINT0 EFURTSB EFS2 EFS1 EFS0 0 0 FIER can only be read as a 32-bit word. NOTE: * = Reserved, Program as 0 The upper and lower halfwords cannot be accessed separately.



Application: ______ Date: ______

Programmer: _ **MCU Interrupts NPTM** Description 0 No interrupt request **NIPR** Protocol Timer interrupt request **Upper Halfword NQSPIA** Description **Normal Interrupt Pending Register** No interrupt request Upper Halfword Address = \$0020 000C 1 QSPI A interrupt request pending Reset = \$0000 Read/Write NMDI Description NPT0 0 No interrupt request Description MDI interrupt request pending 1 0 No interrupt request Protocol Timer MCU0 interrupt **NSCP** Description request pending No interrupt request SIM Card Tx, Rx, or Error interrupt NPT1 Description request pending 0 No interrupt request **NURXB** Description Protocol Timer MCU1 interrupt 1 request pending No interrupt request UART B Receiver Ready interrupt NPT2 Description request pending No interrupt request 0 **NUTXB** Description Protocol Timer MCU2 interrupt 0 No interrupt request request pending **UART B Transmitter Ready interrupt** request pending **NUTXA** Description NQSPIB Description 0 No interrupt request No interrupt request UART A Transmitter Ready interrupt request pending QSPI B interrupt request pending **NSMPC** Description NTPW Description 0 No interrupt request 0 No interrupt request SIM Position Change interrupt General Purpose Timer/PWM request pending interrupt request pending NPIT Description **NURXA** Description 0 No interrupt request No interrupt request Periodic Interrupt Timer interrupt UART A Receiver Ready interrupt request pending request pending 25 24 23 22 21 20 19 17 **NSMPC** NUTXA NPT2 NPT1 NPT0 **NPTM NQSPIA NMDI NSCP** NURXB NUTXB NQSPIB NTPW NPIT

NOTE:

NIPR can only be read as a 32-bit word.

The upper and lower halfwords cannot be accessed separately.

* = Reserved, Program as 0





Application:	Date:
-	
	Programmer:

NINT5 Description **MCU Interrupts** No interrupt request 1 INT5 interrupt request pending **NIPR** NINT4 Description Lower Halfword 0 No interrupt request **Normal Interrupt Pending Register** Lower Halfword 1 INT4 interrupt request pending Address = \$0020_000E Reset = \$0000 Read/Write NINT3 Description 0 No interrupt request NINT6 Description INT3 interrupt request pending 1 No interrupt request 1 INT6 interrupt request pending NINT2 Description 0 No interrupt request 1 INT2 interrupt request pending NINT7 Description 0 No interrupt request NINT1 Description 1 INT7 interrupt request pending 0 No interrupt request INT1 interrupt request pending 1 NURTSA Description NINT0 Description No interrupt request 0 No interrupt request 1 UART A RTS Delta interrupt request INT0 interrupt request pending **NURTSB** Description **NKPD** Description No interrupt request 0 No interrupt request UART B RTS Delta interrupt request pending 1 Keypad Interface interrupt request NS2-0 Description 0 No interrupt request Software interrupt request pending 15 0 NKPD NURTS# NINT7 NINT6 NINT5 NINT4 NINT3 NINT2 NINT1 NINT0 NURTSE NS2 NS1 NS0 0 0 NIPR can only be read as a 32-bit word. NOTE: * = Reserved, Program as 0 The upper and lower halfwords cannot be accessed separately.





Application: ______ Date: ______

Programmer: _ **MCU Interrupts FPTM** Description 0 No interrupt request **FIPR** Protocol Timer interrupt request **Upper Halfword FQSPIA** Description **Fast Interrupt Pending Register** No interrupt request Upper Halfword Address = \$0020 0010 1 QSPI A interrupt request pending Reset = \$0000 Read/Write **FMDI** Description FPT0 0 No interrupt request Description MDI interrupt request pending 1 0 No interrupt request Protocol Timer MCU0 interrupt **FSCP** Description request pending No interrupt request SIM Card Tx, Rx, or Error interrupt FPT1 Description request pending 0 No interrupt request **FURXB** Description Protocol Timer MCU1 interrupt 1 request pending No interrupt request UART B Receiver Ready interrupt FPT2 Description request pending No interrupt request 0 **FUTXB** Description Protocol Timer MCU2 interrupt 0 No interrupt request request pending **UART B Transmitter Ready interrupt** request pending **FUTXA** Description **FQSPIB** Description 0 No interrupt request No interrupt request 1 UART A Transmitter Ready interrupt request pending QSPI B interrupt request pending **FSMPC** Description FTPW Description 0 No interrupt request 0 No interrupt request SIM Position Change interrupt General Purpose Timer/PWM request pending interrupt request pending **FPIT** Description **FURXA** Description 0 No interrupt request No interrupt request Periodic Interrupt Timer interrupt UART A Receiver Ready interrupt request pending request pending 25 24 23 22 21 20 19 17 **FURXA FSMPC FUTXA** FPT0 **FPTM FQSPIA FMDI FSCP FURXB** FUTXB FQSPIB **FTPW FPIT**

The upper and lower halfwords cannot be accessed separately.

FIPR can only be read as a 32-bit word.

NOTE:

* = Reserved, Program as 0





Application:	Date:
-	
	Programmer:

FINT5 Description **MCU Interrupts** 0 No interrupt request 1 INT5 interrupt request pending **FIPR** FINT4 Description Lower Halfword 0 No interrupt request **Fast Interrupt Pending Register** Lower Halfword 1 INT4 interrupt request pending Address = \$0020_0012 Reset = \$0000 Read/Write FINT3 Description 0 No interrupt request FINT6 Description INT3 interrupt request pending 1 No interrupt request 0 1 INT6 interrupt request pending FINT2 Description 0 No interrupt request INT2 interrupt request pending 1 FINT7 Description 0 No interrupt request FINT1 Description 1 INT7 interrupt request pending 0 No interrupt request INT1 interrupt request pending 1 **FURTSA** Description FINT0 Description No interrupt request 0 No interrupt request 1 UART A RTS Delta interrupt request INT0 interrupt request pending **FURTSB** Description **FKPD** Description No interrupt request 0 No interrupt request UART B RTS Delta interrupt request pending 1 Keypad Interface interrupt request FS2-0 Description 0 No interrupt request Software interrupt request pending 15 FKPD -URTS/ FINT7 FINT6 FINT5 FINT4 FINT3 FINT2 FINT1 FINT0 FURTSB FS2 FS1 FS0 0 0 FIPR can only be read as a 32-bit word. NOTE: * = Reserved, Program as 0 The upper and lower halfwords cannot be accessed separately.



Application:	Date:
	Programmer:

MCU Interrupts

ICR

Upper Halfword

Interrupt Control Register

Upper Halfword

Address = \$0020_0014

Reset = \$0000

Read/Write

Accessible Only in Supervisor Mode


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	\$	0		\$0			\$	0			\$	0			

ICR

Lower Halfword

Interrupt Control Register

Lower Halfword
Reset = \$0000
Read/Write
Accessible Only in Supervisor Mode



DSP56654 User's Manual, Rev. 0



Application:	Date:
-	Programmer:

DSP Interrupts

IPRP

Interrupt Priority Register, Peripheral

Address = X:\$FFFE

Reset = \$0000

Read/Write

MDI IPL				
PL1	PL0	Mode		
0	0	Interrupts disabled		
0	1	Interrupts enabled, IPL = 0		
1	0	Interrupts enabled, IPL = 1		
1	1	Interrupts enabled, IPL = 2		

DPD IPL				
PL1	PL0	Mode		
0	0	Interrupts disabled		
0	1	Interrupts enabled, IPL = 0		
1	0	Interrupts enabled, IPL = 1		
1	1	Interrupts enabled, IPL = 2		


VIAC IPL					
PL1	PL0	Mode			
0	0	Interrupts disabled			
0	1	Interrupts enabled, IPL = 0			
1	0	Interrupts enabled, IPL = 1			
1	1	Interrupts enabled, IPL = 2			

	Protocol Timer IPL					
PL1 PL0 Mode						
	0	0	Interrupts disabled			
	0	1	Interrupts enabled, IPL = 0			
	1	0	Interrupts enabled, IPL = 1			
	1	1	Interrupts enabled, IPL = 2			

SAP IPL									
PL1	PL0	Mode							
0	0	Interrupts disabled							
0	1	Interrupts enabled, IPL = 0							
1	0	Interrupts enabled, IPL = 1							
1	1	Interrupts enabled, IPL = 2							

		BBP IPL
PL1	PL0	Mode
0	0	Interrupts disabled
0	1	Interrupts enabled, IPL = 0
1	0	Interrupts enabled, IPL = 1
1	1	Interrupts enabled, IPL = 2

MCU Default Command IPL								
PL1	PL0	Mode						
0	0	Interrupts disabled						
0	1	Interrupts enabled, IPL = 0						
1	0	Interrupts enabled, IPL = 1						
1	1	Interrupts enabled, IPL = 2						



* = Reserved, Program as 0



Application:	Date:
	Programmer:

DSP InterruptsIPRC

Interrupt Priority Register, Core

Address = X:\$FFFF Reset = \$0000 Read/Write

IATM	IAPL1	IAPL0	IRQ A Mode	Trigger Mode
0	0	0	IRQ A disabled, no IPL	Level-sensitive
0	0	1	IRQ A enabled, IPL = 0	Level-sensitive
0	1	0	IRQ A enabled, IPL = 1	Level-sensitive
0	1	1	IRQ A enabled, IPL = 2	Level-sensitive
1	0	0	IRQ A disabled, no IPL	Edge-sensitive
1	0	1	IRQ A enabled, IPL = 0	Edge-sensitive
1	1	0	IRQ A enabled, IPL = 1	Edge-sensitive
1	1	1	IRQ A enabled, IPL = 2	Edge-sensitive

IBTM	IBPL1	IBPL0	IRQ B Mode	Trigger Mode
0	0	0	IRQ B disabled, no IPL	Level-sensitive
0	0	1	IRQ B enabled, IPL = 0	Level-sensitive
0	1	0	IRQ B enabled, IPL = 1	Level-sensitive
0	1	1	IRQ B enabled, IPL = 2	Level-sensitive
1	0	0	IRQ B disabled, no IPL	Edge-sensitive
1	0	1	IRQ B enabled, IPL = 0	Edge-sensitive
1	1	0	IRQ B enabled, IPL = 1	Edge-sensitive
1	1	1	IRQ B enabled, IPL = 2	Edge-sensitive

ICTM	ICPL1	ICPL0	IRQ C Mode	Trigger Mode
0	0	0	IRQ C disabled, no IPL	Level-sensitive
0	0	1	IRQ C enabled, IPL = 0	Level-sensitive
0	1	0	IRQ C enabled, IPL = 1	Level-sensitive
0	1	1	IRQ C enabled, IPL = 2	Level-sensitive
1	0	0	IRQ C disabled, no IPL	Edge-sensitive
1	0	1	IRQ C enabled, IPL = 0	Edge-sensitive
1	1	0	IRQ C enabled, IPL = 1	Edge-sensitive
1	1	1	IRQ C enabled, IPL = 2	Edge-sensitive

IDPL1	IDPL0	IRQ D Mode	Trigger Mode
0	0	IRQ D disabled, no IPL	Level-sensitive
0	1	IRQ D enabled, IPL = 0	Level-sensitive
1	0	IRQ D enabled, IPL = 1	Level-sensitive
1	1	IRQ D enabled, IPL = 2	Level-sensitive
0	0	IRQ D disabled, no IPL	Edge-sensitive
0	1	IRQ D enabled, IPL = 0	Edge-sensitive
1	0	IRQ D enabled, IPL = 1	Edge-sensitive
1	1	IRQ D enabled, IPL = 2	Edge-sensitive
	0 0 1 1	0 0 0 1 1 0 1 0 0 0 0 1	0 0 IRQ D disabled, no IPL 0 1 IRQ D enabled, IPL = 0 1 0 IRQ D enabled, IPL = 1 1 1 IRQ D enabled, IPL = 2 0 0 IRQ D disabled, no IPL 0 1 IRQ D enabled, IPL = 0 1 0 IRQ D enabled, IPL = 1

15	14	13	12	l 11	10	9 I	l 8	7	6	5	4	3 I	2	1	0
*	*	*	*	IDTM	IDPL1	IDPL0	ICTM	ICPL1	ICPL0	IBTM	IBPL1	IBPL0	IATM	IAPL1	IAPL0
0	0	0	0												
\$0															
	* 0														





olication	n:										Date:				
											Progra	ammer	·:		
		da	^ [20	rt					EPPAn		D	escript	ion	
		ug	e F	-0	IL				F	00	Pin IN		vel-sens		
	[ΞΡΙ	PA	R						01	Pin IN detect	Tn defir	ned as r	ising-ed	lge
Edg			signm \$0020_		egister					10	detect		ned as f		
			= \$0000 d/Write)						11	Pin IN falling-	Tn defir edge d	ned as b etect	oth risi	ng- and
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
EPI	PA7	EPI	PA6	EP	PA5	EP	PA4	EP	PA3	EPI	PA2	EP	PA1	EF	PPA0
										'					
	F	=PI	DD	R					Г	EPDDn			escript	ion	
Ede	_		ک ر Directi		aister				ŀ	0	Pin is i				
,		dress =	\$0020_	9002	g				F	1	Pin is				
			= \$000 d/Write	0											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	EPDD7	EPDD	6 EPDD5	EPDD4	EPDD3	EPDD2	EPDD1	EPDD
0	0	0	0	0	0	0	0								
	\$		PDF	<u> </u>	*	0									
			Data R		r						Po	rt Data	a Bits		
	Ad	Reset	\$0020_ = \$00u d/Write												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	EPD7	EPD6	EPD5	EPD4	EPD3	EPD2	EPD1	EPD0
0	0	0	0	0	0	0	0								
	\$		·	`		0									
EPFR Edge Port Flag Register Address = \$0020_9006										Edg	je Por	t Flags	;		
	Ad	Reset	\$0020_ = \$0000 d/Write												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
* 0	* 0	*	* 0	*	*	*	* 0	EPF7	EPF6	EPF5	EPF4	EPF3	EPF2	EPF1	EPF0
	\$	0	•			0	•		•				•	•	•
				<u> </u>		* = R	eserved	l, Progra	m as ()		<u> </u>			



Application:	Date:
	Programmer:

QSPIA

SPCRA

Serial Port A Control Register

Address = \$0020_5F06 Reset = \$0000 Read/Write

TRCIE	Description
0	Trigger collisions do not cause hardware interrupts from QSPI to MCU
1	Trigger collisions cause hardware interrupts from QSPI to MCU

HLIIE	Description
0	Hardware interrupts from QSPI to MCU caused by HALTA flag are disabled
1	Hardware interrupts from QSPI to MCU caused by HALTA flag are

QEn	Description
0	Queue n triggering is inactive
1	Queue n triggering is active on MCU or Protocol Timer triggers

CSPOLn	Description
0	SPICSn is active low —
1	SPICSn is active high

	WIE	Description
	0	Queue wraparounds do not cause hardware interrupts from QSPI to MCU
•	1	Queue wraparounds (QPWF flag set) cause hardware interrupts from OSPI to MCU

TACE	Description
0	Trigger accumulation for Queue 1 is disabled
1	Trigger accumulation for Queue 1 is enabled. Queues 0, 2, and 3 are unaffected

HALT	Description
0	QSPI HALT is disabled
1	QSPI HALT is requested

DOZE	Description
0	QSPI ignores DOZE mode
1	DOZE mode causes QSPI to halt at end of executing queue

QSPE	Description
0	QSPI disabled
1	QSPI enabled

									,						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CSPOL4	CSPOL3	CSPOL2	CSPOL1	CSPOL0	QE3	QE2	QE1	QE0	HLTIE	TRCIE	WIE	TACE	HALT	DOZE	QSPE
				1								I			




											Date:				
											Progra	ammer	:		
		QS	SPI	Α											
	(QC	DΛ	Λ						HMD0		D	escripti	ion	
		•	_		_					0	Queue		only at		queu
				5F08 0	0					1	Queue		on any	sub-qu	eue
LE0)		Descri	ption						Que	ue 0 Po	ointer			
0	Que	eue 0 rel	oading	disable	b		\neg			Binai	y encod to be rea	led addı ad from	ress for	next	
1	Que	eue 0 rel	oading	enabled	l								quouo		
15	14 HMD0	13	12	11	10	9	8	7	6 QP06	5 QP05	4 QP04	3 QP03	2 QP02	1 QP01	QP
	LIMIDO	*	*	*	*	*	*	*	21 00	Q1 03	Q1 04	Q1 03	Q1 02	2101	Qi
LE0		0	0	n	n	n	0	n							
LEU		0	0	0	0	0	0	0							
LEU		0	0	0	l		0	0							
LEU		0	0	0	l		0	0	 	LIMD4	<u> </u>				
LEU			-		l		0	0	<u> </u> 	HMD1	Queue		escripti		queu
		QC	R1	A	\$		0	0	<u> </u>	HMD1 0 1		1 halts	only at	end of	•
	Queue		R1	A egister	\$		0	0		0		1 halts	•	end of	
	Queue	QC Contr dress = Reset	R1 ol A R \$0020_ = \$0000	A egister	\$		0	0	[0	Queue	1 halts 1 halts ary	only at	end of	
	Queue	QC Contr dress = Reset	R1 ol A R \$0020_	A egister	\$		0	0		0 1	Queue bounda	1 halts 1 halts ary unter	only at	end of	•
	Queue Ad	QC Contr dress = Reset	R1 ol A R \$0020_ = \$0000 d/Write	A egister 550A 0	\$		0	0	[0 1 Trig Binar	Queue	1 halts 1 halts ary unter	only at on any	end of	•
LE1	Queue Ad	Contr dress = Reset Read	R1 ol A R \$0020_ = \$0000 d/Write	A egister 5F0A 0	s 1		0	0		0 1 Trig Binar	Queue bounds ger Co	1 halts 1 halts ary unter	only at on any	end of	
	Queue Ad	QC Contr dress = Reset	R1 ol A R \$0020_ = \$0000 d/Write Descri	egister 5F0A 0	\$ r 1		0	0		0 1 Trig Binan numb	Queue bounds ger Co ry encod per of qu	e 1 halts e 1 halts ary unter led cour reued tr	only at on any	end of	
LE1 0	Queue Ad	Control dress = Reset Read	R1 ol A R \$0020_ = \$0000 d/Write Descri	egister 5F0A 0	\$ r 1		0	0		0 1 Trig Binan	Queue bound: ger Co yy encodoer of queue 1 Po	e 1 halts e 1 halts ary unter led courseued tr	only at on any on the office of the office o	end of o	eue
LE1 0	Queue Ad	Control dress = Reset Read	R1 ol A R \$0020_ = \$0000 d/Write Descri	egister 5F0A 0	\$ r 1			0		0 1 Trig Binan	Queue bounds ger Co yer cod per of que	e 1 halts e 1 halts ary unter led courseued tr	only at on any on the office of the office o	end of o	eue
LE1 0	Queue Ad	Control dress = Reset Read	R1 ol A R \$0020_ = \$0000 d/Write Descri	egister 5F0A 0	\$ r 1		0	0		0 1 Trig Binan	Queue bound: ger Co yy encodoer of queue 1 Po	e 1 halts e 1 halts ary unter led courseued tr	only at on any on the office of the office o	end of o	eue
LE1 0	Queue Ad	Control dress = Reset Read	R1 ol A R \$0020_ = \$0000 d/Write Descri	egister 5F0A 0	\$ r 1		0	0		0 1 Trig Binan	Queue bound: ger Co yy encodoer of queue 1 Po	e 1 halts e 1 halts ary unter led courseued tr	only at on any on the office of the office o	end of o	eue
LE1 0	Queue Ad	Contr dress = Reset Read	R1 ol A Re \$0020_ = \$0000 d/Write Descri loading	egister 5F0A 0	\$ r 1		8	7		Trig Binan numb Que Binat to be	Queue bound: ger Co yy encodoer of queue 1 Po	e 1 halts e 1 halts ary unter led courseued tr	only at on any	end of o	eue
LE1 0 1	Queue Add	Control dress = Reset Read	R1 ol A Re \$0020_ = \$0000 d/Write Descri loading loading	egister 5F0A 0	\$ r 1	50			6 QP16	0 1 Trig Binar numb Que Binar to be	Queue bound: ger Co y encod oper of queue 1 Po y encod read from	e 1 halts e 1 halts ary unter led cour leued tr binter led addi om queu	only at on any on the office of the office o	end of sub-qu	eue
LE1 0 1	Queue Add	Control dress = Reset Read	R1 ol A Re \$0020_ = \$0000 d/Write Descri loading loading	egister 5F0A 0	\$ r 1	50	8	7		0 1 Trig Binar numb Que Binar to be	Queue bound: ger Co ry encod oper of que ue 1 Por ry encod read from	unter led courseued tr	only at on any on the of iggers or ress for ite	end of sub-qu	eue



											ammer			
	Q	SP	IA											
	\cap	CR2	Δ					Г	HMD2		D	escript	ion	
_	,			_					0	Queue			end of	queu
G	Res	= \$0020_ et = \$000 ead/Write	_5F0C 0	r 2					1	Queue		on any	sub-qu	eue
LE2	1	Descri	intion							ue 2 Po				
0	Queue 2		•	<u>-</u>					Binar next o	y encod data to b	ed addr be read	ess for from au	ieue	
1	Queue 2													
15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
LE2	HMD2 *	*	*	*	*	*	*	QP26	QP25	QP24	QP23	QP22	QP21	QP2
	0	0	0	0	0	0	0							
				:	\$0									
Q	ueue Con Address Res	CR3 trol A R = \$0020_ et = \$000 ead/Write	egistei 5F0E		\$0				HMD3 0 1	+	3 halts		ion end of	
	ueue Con Address Res	trol A R = \$0020_ et = \$000 ead/Write	egiste i 5F0E 0		\$0				0	Queue	3 halts	only at	end of	
LE3	Address Res Res	trol A R = \$0020_ et = \$000 ead/Write	egister _5F0E 0	r 3	\$0				0 1	Queue	3 halts 3 halts ary	only at	end of	
LE3	ueue Con Address Res	trol A R = \$0020_ et = \$000 ead/Write Descri	egister 5F0E 0 iption disabled	r 3	\$0				0 1	Queue bound: ueue 3	3 halts 3 halts ary	only at on any	end of sub-qu	
LE3	Address Res Res Queue 3	trol A R = \$0020_ et = \$000 ead/Write Descri	egister 5F0E 0 iption disabled	r 3	\$0				0 1	Queue bound	3 halts 3 halts ary	only at on any	end of sub-qu	
LE3	Address Res Res Queue 3	trol A R = \$0020_ et = \$000 ead/Write Descri	egister 5F0E 0 iption disabled	r 3	\$0				0 1	Queue bound: ueue 3	3 halts 3 halts ary	only at on any	end of sub-qu	
LE3	Address Res Res Queue 3	trol A R = \$0020_ et = \$000 ead/Write Descri	egister 5F0E 0 iption disabled	r 3	\$0				0 1	Queue bound: ueue 3	3 halts 3 halts ary	only at on any	end of sub-qu	
LE3 0 1	Address Res Res Queue 3	trol A R = \$0020_ et = \$000 ead/Write Descri	egister 5F0E 0 iption disabled enabled	r 3					0 1	Queue bound: ueue 3 nary end xt data	Pointe	only at on any	end of sub-qu	eue
LE3 0 1	Address Res Res Queue 3	trol A R = \$0020_ et = \$000 ead/Write Descri reloading reloading	egister .5F0E 0 iption disabled enabled	r 3	9	8	7	6 OP36	0 1 Qu Bir ne	Queue bound: ueue 3 nary enc xt data 1	Pointe coded acto be re-	only at on any	end of sub-qu	eue
LE3 0 1	Address Res Res Queue 3	trol A R = \$0020_ et = \$000 ead/Write Descri	egister 5F0E 0 iption disabled enabled	r 3		8 * 0	7 * 0	6 QP36	0 1 Qu Bir ne	Queue bound: ueue 3 nary end xt data	Pointe	only at on any	end of sub-qu	eue



Application:	Date:
-	Drogrammor:
	FIQUIAITINEL.





Application:	Date:
-	Programmer:

QSPIA

SCCR0A

Serial Channel A Control Register 0

Address = \$0020_5F12 Reset = \$0000 Read/Write

DATR0[0:2]	Delay After Transfer
000	1 SCK cycle delay
001	2 SCK cycles delay
010	4 SCK cycles delay
011	8 SCK cycles delay
100	16 SCK cycles delay
101	32 SCK cycles delay
110	64 SCK cycles delay
111	128 SCK cycles delay

LSBF0	Description
0	Data transferred MSB first
1	Data transferred LSB first

CKPOL0	Description
0	SCK inactive at logic 0
1	SCK inactive at logic 1

CPHA0	Description	
0	Data is latched on first SCK transition	
1	Data changes on first SCK transition	

CSCKDF0[0:2]	Assertion to Activation Delay
000	1 SCK cycle delay
001	2 SCK cycles delay
010	4 SCK cycles delay
011	8 SCK cycles delay
100	16 SCK cycles delay
101	32 SCK cycles delay
110	64 SCK cycles delay
111	128 SCK cycles delay

SCK =


MCU_CLK

2•{3(SCKFD0[6]+1)•(SCKDF0[0:5]+1)}

All values for SCKDF0[0:6] are valid.

Sample values are shown.

SCKDF0[0:6]	Description
000_0000	SCK = MCU_CLK ÷ 2
000_0001	SCK = MCU_CLK ÷ 4
000_0111	SCK = MCU_CLK ÷ 16
100_0000	SCK = MCU_CLK ÷ 8
000_0100	SCK = MCU_CLK ÷ 10
100_1011	SCK = MCU_CLK ÷ 96
111_1110	SCK = MCU_CLK ÷ 504
111_1111	SCK = MCU_CLK ÷ 1





Application:	Date:
-	Programmer:

QSPIA

SCCR1A

Serial Channel A Control Register 1

Address = \$0020_5F14 Reset = \$0000 Read/Write

DATR1[0:2]	Delay After Transfer
000	1 SCK cycle delay
001	2 SCK cycles delay
010	4 SCK cycles delay
011	8 SCK cycles delay
100	16 SCK cycles delay
101	32 SCK cycles delay
110	64 SCK cycles delay
111	128 SCK cycles delay

LSBF1	Description
0	Data transferred MSB first
1	Data transferred LSB first

CKPOL1	Description
0	SCK inactive at logic 0
1	SCK inactive at logic 1

CPHA1	Description
0	Data is latched on first SCK transition
1	Data changes on first SCK transition

CSCKDF1[0:2]	Assertion to Activation Delay
000	1 SCK cycle delay
001	2 SCK cycles delay
010	4 SCK cycles delay
011	8 SCK cycles delay
100	16 SCK cycles delay
101	32 SCK cycles delay
110	64 SCK cycles delay
111	128 SCK cycles delay

SCK =

MCU_CLK


2•{3(SCKFD1[6]+1)•(SCKDF1[0:5]+1)}

All values for SCKDF1[0:6] are valid.

Sample values are shown.

CCKDE4[0:C]

SCKDF1[0:6]	Description
000_0000	SCK = MCU_CLK ÷ 2
000_0001	SCK = MCU_CLK ÷ 4
000_0111	SCK = MCU_CLK ÷ 16
100_0000	SCK = MCU_CLK ÷ 8
000_0100	SCK = MCU_CLK ÷ 10
100_1011	SCK = MCU_CLK ÷ 96
111_1110	SCK = MCU_CLK ÷ 504
111_1111	SCK = MCU_CLK ÷ 1
	•





Application:	Date:
	Programmer:

QSPIA

SCCR2A

Serial Channel A Control Register 2

Address = \$0020_5F16 Reset = \$0000 Read/Write

DATR2[0:2]	Delay After Transfer
000	1 SCK cycle delay
001	2 SCK cycles delay
010	4 SCK cycles delay
011	8 SCK cycles delay
100	16 SCK cycles delay
101	32 SCK cycles delay
110	64 SCK cycles delay
111	128 SCK cycles delay

LSBF2	Description
0	Data transferred MSB first
1	Data transferred LSB first

CKPOL2	Description
0	SCK inactive at logic 0
1	SCK inactive at logic 1

CPHA2	Description	İ
0	Data is latched on first SCK transition	
1	Data changes on first SCK transition	

CSCKDF2[0:2]	Assertion to Activation Delay
000	1 SCK cycle delay
001	2 SCK cycles delay
010	4 SCK cycles delay
011	8 SCK cycles delay
100	16 SCK cycles delay
101	32 SCK cycles delay
110	64 SCK cycles delay
111	128 SCK cycles delay


SCK = MCU_CLK

2•{3(SCKFD2[6]+1)•(SCKDF2[0:5]+1)}

All values for SCKDF2[0:6] are valid.

Sample values are shown.

SCKDF2[0:6]	Description
000_0000	SCK = MCU_CLK ÷ 2
000_0001	SCK = MCU_CLK ÷ 4
000_0111	SCK = MCU_CLK ÷ 16
100_0000	SCK = MCU_CLK ÷ 8
000_0100	SCK = MCU_CLK ÷ 10
100_1011	SCK = MCU_CLK ÷ 96
111_1110	SCK = MCU_CLK ÷ 504
111_1111	SCK = MCU_CLK ÷ 1
	-





Application:	Date:
	Programmer:

QSPIA

SCCR3A

Serial Channel A Control Register 3

Address = \$0020_5F18 Reset = \$0000 Read/Write

DATR3[0:2]	Delay After Transfer
000	1 SCK cycle delay
001	2 SCK cycles delay
010	4 SCK cycles delay
011	8 SCK cycles delay
100	16 SCK cycles delay
101	32 SCK cycles delay
110	64 SCK cycles delay
111	128 SCK cycles delay

LSBF3	Description
0	Data transferred MSB first
1	Data transferred LSB first

CKPOL3	Description
0	SCK inactive at logic 0
1	SCK inactive at logic 1

СРНАЗ	Description		
0	Data is latched on first SCK transition		
1	Data changes on first SCK transition		

CSCKDF3[0:2]	Assertion to Activation Delay
000	1 SCK cycle delay
001	2 SCK cycles delay
010	4 SCK cycles delay
011	8 SCK cycles delay
100	16 SCK cycles delay
101	32 SCK cycles delay
110	64 SCK cycles delay
111	128 SCK cycles delay

SCK =


MCU_CLK

2•{3(SCKFD3[6]+1)•(SCKDF3[0:5]+1)}

All values for SCKDF3[0:6] are valid.

Sample values are shown.

SCKDF3[0:6]	Description
000_0000	SCK = MCU_CLK ÷ 2
000_0001	SCK = MCU_CLK ÷ 4
000_0111	SCK = MCU_CLK ÷ 16
100_0000	SCK = MCU_CLK ÷ 8
000_0100	SCK = MCU_CLK ÷ 10
100_1011	SCK = MCU_CLK ÷ 96
111_1110	SCK = MCU_CLK ÷ 504
111_1111	SCK = MCU_CLK ÷ 1
•	





Application:	Date:
-	Programmer:

QSPIA

SCCR4A

Serial Channel A Control Register 4

Address = \$0020_5F1A Reset = \$0000 Read/Write

DATR4[0:2]	Delay After Transfer
000	1 SCK cycle delay
001	2 SCK cycles delay
010	4 SCK cycles delay
011	8 SCK cycles delay
100	16 SCK cycles delay
101	32 SCK cycles delay
110	64 SCK cycles delay
111	128 SCK cycles delay

LSBF4	Description
0	Data transferred MSB first
1	Data transferred LSB first

CKPOL4	Description
0	SCK inactive at logic 0
1	SCK inactive at logic 1

CPHA4	Description	
0	Data is latched on first SCK transition	
1	Data changes on first SCK transition	

CSCKDF4[0:2]	Assertion to Activation Delay
000	1 SCK cycle delay
001	2 SCK cycles delay
010	4 SCK cycles delay
011	8 SCK cycles delay
100	16 SCK cycles delay
101	32 SCK cycles delay
110	64 SCK cycles delay
111	128 SCK cycles delay


SCK = MCU_CLK

2•{3(SCKFD4[6]+1)•(SCKDF4[0:5]+1)}

All values for SCKDF4[0:6] are valid.

Sample values are shown.

SCKDF4[0:6]	Description
000_0000	SCK = MCU_CLK ÷ 2
000_0001	SCK = MCU_CLK ÷ 4
000_0111	SCK = MCU_CLK ÷ 16
100_0000	SCK = MCU_CLK ÷ 8
000_0100	SCK = MCU_CLK ÷ 10
100_1011	SCK = MCU_CLK ÷ 96
111_1110	SCK = MCU_CLK ÷ 504
111_1111	SCK = MCU_CLK ÷ 1







Application:	Date:
	Programmer:

QSPIA

Control RAM

Control RAM

Address = \$0020_5000 to 50FF Reset = \$0000 Read/Write

CONT	Description
0	Deactivate chip select
1	Keep chip select active

PAUSE	Description
0	Not a queue boundary
1	Queue boundary

RE	Description
0	Receive disabled
1	Receive enabled

BYTE	Description
0	16-bit data
1	8-bit data

Delay After Transfer
SPIC0 activated
SPIC1 activated
SPIC2 activated
SPIC3 activated
SPIC4 activated
NOP-No SPIC line activated
EOTIE–End-of-transfer interrupt enabled
EOQ-End of queue

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	*	BYTE	RE	PAUSE	CONT	PCS2	PCS1	PCS0
0	0	0	0	0	0	0	0	0							
	\$	0	•		\$	0								•	
						* _ Da	convod	Drogro	m 00 0						





cation):											ammer			
													-		
	(QS	SPI	Α											
	()P	CR	Α						QPCn		D	escript	ion	
c				l Regis	ter					0		GPIO pi			
		dress = Reset	\$0020_ = \$000 d/Write	5F00						1	Pin is	QSPI pi	n		
15 *	14	13	12	11	10	9	8	7 QPC7	6 QPC6	5 QPC5	4 QPC4	3 QPC3	2 QPC2	1 QPC1	QPC
0	0	0	0	0	0	0	0	(SCK)	(MOSI		(CS4)	(CS3)	(CS2)	(CS1)	(CS
-		0			I	\$0				ı			ı	ı	
0			DR		stor			Г		QDDn 0	Pin is		escript	on	
Q	SPI A I	Data D dress =	irectio \$0020_	n Regi _5F02	ster				[Pin is	input	escript	ion	
Q	SPI A I	Data D dress = Reset	irectio	n Regi _5F02	ster					0	+	input	escripti	ion	
Q \$	SPI A I	Data D dress = Reset	irectio \$0020_ = \$000	n Regi _5F02	ster	9	8	7	6	0 1 5	Pin is	outut 3	2	1	0
	SPI A I Add	Data D dress = Reset Rea	irectio \$0020_ = \$000 d/Write	n Regi 5F02 0	10	*	8 *	7 QDD7	6 QDD6	0 1 5	Pin is	input outut			
	14 * 0	Data D dress = Reset Rea 13	\$0020_ \$0000 = \$000 d/Write	n Regi _5F02 0	10 * 0	* 0				0 1 5	Pin is	outut 3	2	1	
15	14 * 0	Data D dress = Reset Rea	\$0020_ \$0020_ = \$000 d/Write	n Regi 5F02 0	10 * 0	*	*			0 1 5	Pin is	outut 3	2	1	
15	14 * 0	Data D dress = Reset Rea 13 * 0	\$0020_ \$0020_ = \$000 d/Write	n Regi 5502 0	10 * 0	* 0	*			0 1 5	Pin is d	outut 3	2 QDD2	1	
15 * 0	14	Data D dress = Reset Rea 13 * 0 A Port dress = Reset	12 x 0 0 0 0 0 0 0 0 0	n Regi .5F02 0 11 * 0 Registe .5F04	10 * 0	* 0	*			0 1 5	Pin is d	3 QDD3	2 QDD2	1	
15 * 0	14	Data D dress = Reset Rea 13 * 0 A Port dress = Reset	12 12 12 15 15 15 15 15	n Regi .5F02 0 11 * 0 Registe .5F04	10 * 0	* 0	*			0 1 5	Pin is d	3 QDD3	2 QDD2	1	0 QDD
15 * 0	14 * 0 SPI A I	Data D dress = Reset Rea 13 * 0 0 A Port dress = Reset Rea	12	n Regi .5F02 0 11 * 0 Registe .5F04 u	10 * 0	\$0	0	QDD7	QDD6	0 1 5 0 QDD5	Pin is d	3 QDD3	2 QDD2	1 QDD1	QDD

* = Reserved, Program as 0



Application:	Date:
-	Programmer:

QSPIB

SPCRB

Serial Port B Control Register

Address = \$0020_EF06 Reset = \$0000 Read/Write

TRCIE	Description
0	Trigger collisions do not cause hardware interrupts from QSPI to MCU
1	Trigger collisions cause hardware interrupts from QSPI to MCU

HLTIE	Description
0	Hardware interrupts from QSPI to MCU caused by HALTA flag are disabled
1	Hardware interrupts from QSPI to MCU caused by HALTA flag are enabled

QEn	Description
0	Queue n triggering is inactive
1	Queue n triggering is active on MCU or Protocol Timer triggers

CSPOLn	Description
0	SPICSn is active low
1	SPICSn is active high

WIE	Description
0	Queue wraparounds do not cause hardware interrupts from QSPI to MCU
1	Queue wraparounds (QPWF flag set) cause hardware interrupts from QSPI to MCU

l	TACE	Description
	0	Trigger accumulation for Queue 1 is disabled
		Trigger accumulation for Queue 1 is enabled. Queues 0, 2, and 3 are unaffected

HALT	Description
0	QSPI HALT is disabled
1	QSPI HALT is requested

DOZE Description											
0	QSPI ignores DOZE mode										
1	DOZE mode causes QSPI to halt at end of executing queue										

QSPE	Description
0	QSPI disabled
1	QSPI enabled

									_						
15	14	13	12	11 I	10	9	8	7	6	5	4	3	2	1	0
CSPOL4	CSPOL3	CSPOL2	CSPOL1	CSPOL0	QE3	QE2	QE1	QE0	HLTIE	TRCIE	WIE	TACE	HALT	DOZE	QSPE




ication:										Date:				
-										Progr	ammer	:		
	Q	SP	lB											
		R0						Ī	HMD0		D	escript	ion	
								_	0	Queue	0 halts	only at	end of	queue
Qı			_EF08 0	. 0					1		0 halts			
LE0		Descri	ption						Que	ue 0 P	ointer			
0	Queue 0 re					Binar	y encoc	led addı ad from	ress for	next				
1	Queue 0 re	eloading	enabled						uata	io be re	au mom	queue		
15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
LEO H	IMD0 * 0	* 0	* 0	*	* 0	* 0	* 0	QP06	5 QP05	QP04	QP03	QP02	QP01	QP0
	\cap	R1	R						HMD1	Oueue	De 1 halts	escript		7110116
Qı	ueue Cont			· 1					1	Queue	1 halts			
٠.	Address =	= \$0020_	EF0A	•						bound	ary			
		t = \$000 ad/Write	0						Trion					
									Binar	ger Co y encod	ded cour	nt of		
LE1		Descri	ption						numb	er of qu	leued tr	iggers		
0	Queue 1 re	eloading	disabled	t		\neg								
1	Queue 1 re	eloading	enabled						Que	ue 1 P	ointer			
									Binar to be	y encod	led addı om quet	ress for	next da	ta
											J quo			
15	14 13	12	11	10	٦ 9	8	7	6	5	4	3	2	1	0
LE1 H		3 TRCNT2			0 *	*	*	QP16		QP14	QP13	QP12	QP11	QP1
					0	0	0	1		<u> </u>				
							ı				1			
											l l			



											Date: Progra		:		
		QS	SPI	IB											
	(\mathcal{C}	R2	R						HMD2		D	escripti	ion	
					_					0	Queue	2 halts	only at	end of	queue
G		dress = Reset	**sol B R **\$0020_ = \$000 d/Write	EF0C	r Z					1	Queue bounda		on any	sub-qu	eue
LE2			Descri	ption						Binar	ue 2 Po	led addr	ess for		
0	_		loading							next o	data to b	oe read	from qu	ieue	
1	Que	ue 2 rel	loading	enabled	<u> </u>										
							<u> </u>] [
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
LE2	HMD2	*	*	*	*	*	*	*	QP26	3 QP25	QP24	QP23	QP22	QP21	QP2
		0	0	0	0	0	0	0							
				•		-									
G		-	R3		r 3				Γ	HMD3		D	escrinti	ion	
G	Queue	Contr	ol B R \$0020_	egiste EF0E	r 3					HMD3	Queue		escripti		ueue
C	Queue	Contr dress = Reset	ol B R	egiste EF0E	r 3						+	3 halts	only at	i on end of (sub-que	-
LE3	Queue Add	Contr dress = Reset Rea	**************************************	egiste EF0E 0						0	Queue	3 halts	only at	end of	-
LE3	Add	Control dress = Reset Read	**sol B Ri **\$0020_ = \$000 d/Write **Descri	egiste EF0E 0 ption	d					0 1	Queue bounda	3 halts 3 halts ary	only at on any	end of o	-
LE3	Add	Control dress = Reset Read	**************************************	egiste EF0E 0 ption	d					0 1 Qu Bir	Queue bounds	3 halts 3 halts ary	only at on any	end of o	-
LE3	Add	Control dress = Reset Read	**sol B Ri **\$0020_ = \$000 d/Write **Descri	egiste EF0E 0 ption	d					0 1 Qu Bir	Queue bounds	3 halts 3 halts ary	only at on any	end of o	-
0 1	Queue Add	Contr dress = Reset Read ue 3 rel ue 3 rel	ol B R \$0020_ = \$000 d/Write	egiste EF0E 0 ption disable enabled	d d	0	0	7		0 1 Qu Birne:	Queue bound:	e 3 halts e 3 halts ary Pointe coded a to be re-	only at on any	end of o	eue
LE3 0 1	Add	Control dress = Reset Read	**sol B Ri **\$0020_ = \$000 d/Write **Descri	egiste EF0E 0 ption	d	9	8	7	6 QP36	0 1 Qu Birne:	Queue bounds	3 halts 3 halts ary	only at on any	end of o	-
LE3 0 1	Queue Add	Contr dress = Reset Read ue 3 rel ue 3 rel	Descritional loading	egiste EF0E 0 ption disable enabled	d d	1				0 1 Qu Birne:	Queue bound: Jeue 3 hary encut data to	Pointe coded a to be re-	only at on any	end of o	eue
LE3 0 1	Queue Add	Contribres = Reset Readule 3 relue 3 rel	Descritional loading	egiste EF0E 0 ption disable enabled	10 * 0	*	*	*		0 1 Qu Birne:	Queue bound: Jeue 3 nary encat data to	Pointe coded a to be re-	only at on any	end of o	eue



Application:	Date:
	Programmer:





Application:	Date:
	Programmer:

QSPIB

SCCR0B

Serial Channel B Control Register 0

Address = \$0020_EF12 Reset = \$0000 Read/Write

DATR0[0:2]	Delay After Transfer
000	1 SCK cycle delay
001	2 SCK cycles delay
010	4 SCK cycles delay
011	8 SCK cycles delay
100	16 SCK cycles delay
101	32 SCK cycles delay
110	64 SCK cycles delay
111	128 SCK cycles delay

LSBF0	Description
0	Data transferred MSB first
1	Data transferred LSB first

CKPOL0	Description
0	SCK inactive at logic 0
1	SCK inactive at logic 1

CPHA0	Description	Ì
0	Data is latched on first SCK transition	l
1	Data changes on first SCK transition	l
		_

CSCKDF0[0:2]	Assertion to Activation Delay
000	1 SCK cycle delay
001	2 SCK cycles delay
010	4 SCK cycles delay
011	8 SCK cycles delay
100	16 SCK cycles delay
101	32 SCK cycles delay
110	64 SCK cycles delay
111	128 SCK cycles delay

SCK =

MCU_CLK


2•{3(SCKFD0[6]+1)•(SCKDF0[0:5]+1)}

All values for SCKDF0[0:6] are valid.

Sample values are shown.

CCKDE0[0-C]

SCKDF0[0:6]	Description
000_0000	SCK = MCU_CLK ÷ 2
000_0001	SCK = MCU_CLK ÷ 4
000_0111	SCK = MCU_CLK ÷ 16
100_0000	SCK = MCU_CLK ÷ 8
000_0100	SCK = MCU_CLK ÷ 10
100_1011	SCK = MCU_CLK ÷ 96
111_1110	SCK = MCU_CLK ÷ 504
111_1111	SCK = MCU_CLK ÷ 1





Application:	Date:
-	Programmer:

QSPIB

SCCR1B

Serial Channel B Control Register 1

Address = \$0020_EF14 Reset = \$0000 Read/Write

DATR1[0:2]	Delay After Transfer
000	1 SCK cycle delay
001	2 SCK cycles delay
010	4 SCK cycles delay
011	8 SCK cycles delay
100	16 SCK cycles delay
101	32 SCK cycles delay
110	64 SCK cycles delay
111	128 SCK cycles delay

LSBF1	Description
0	Data transferred MSB first
1	Data transferred LSB first

CKPOL1	Description
0	SCK inactive at logic 0
1	SCK inactive at logic 1

CPHA1	Description	
0	Data is latched on first SCK transition	
1	Data changes on first SCK transition	

CSCKDF1[0:2]	Assertion to Activation Delay
000	1 SCK cycle delay
001	2 SCK cycles delay
010	4 SCK cycles delay
011	8 SCK cycles delay
100	16 SCK cycles delay
101	32 SCK cycles delay
110	64 SCK cycles delay
111	128 SCK cycles delay


SCK = MCU_CLK

2•{3(SCKFD1[6]+1)•(SCKDF1[0:5]+1)}

All values for SCKDF1[0:6] are valid.

Sample values are shown.

SCKDF1[0:6]	Description
000_0000	SCK = MCU_CLK ÷ 2
000_0001	SCK = MCU_CLK ÷ 4
000_0111	SCK = MCU_CLK ÷ 16
100_0000	SCK = MCU_CLK ÷ 8
000_0100	SCK = MCU_CLK ÷ 10
100_1011	SCK = MCU_CLK ÷ 96
111_1110	SCK = MCU_CLK ÷ 504
111_1111	SCK = MCU_CLK ÷ 1
	•





Application:	Date:
	Programmer:

QSPIB

SCCR2B

Serial Channel B Control Register 2

Address = \$0020_EF16 Reset = \$0000 Read/Write

DATR2[0:2]	Delay After Transfer
000	1 SCK cycle delay
001	2 SCK cycles delay
010	4 SCK cycles delay
011	8 SCK cycles delay
100	16 SCK cycles delay
101	32 SCK cycles delay
110	64 SCK cycles delay
111	128 SCK cycles delay

LSBF2	Description
0	Data transferred MSB first
1	Data transferred LSB first

CKPOL2	Description
0	SCK inactive at logic 0
1	SCK inactive at logic 1

CPHA2	Description
0	Data is latched on first SCK transition
1	Data changes on first SCK transition
	James at Green and a second

CSCKDF2[0:2]	Assertion to Activation Delay
000	1 SCK cycle delay
001	2 SCK cycles delay
010	4 SCK cycles delay
011	8 SCK cycles delay
100	16 SCK cycles delay
101	32 SCK cycles delay
110	64 SCK cycles delay
111	128 SCK cycles delay

SCK =


MCU_CLK

2•{3(SCKFD2[6]+1)•(SCKDF2[0:5]+1)}

All values for SCKDF2[0:6] are valid.

Sample values are shown.

SCKDF2[0:6]	Description
000_0000	SCK = MCU_CLK ÷ 2
000_0001	SCK = MCU_CLK ÷ 4
000_0111	SCK = MCU_CLK ÷ 16
100_0000	SCK = MCU_CLK ÷ 8
000_0100	SCK = MCU_CLK ÷ 10
100_1011	SCK = MCU_CLK ÷ 96
111_1110	SCK = MCU_CLK ÷ 504
111_1111	SCK = MCU_CLK ÷ 1
	•





Application:	Date:
-	Programmer:

QSPIB

SCCR3B

Serial Channel B Control Register 3

Address = \$0020_EF18 Reset = \$0000 Read/Write

DATR3[0:2]	Delay After Transfer
000	1 SCK cycle delay
001	2 SCK cycles delay
010	4 SCK cycles delay
011	8 SCK cycles delay
100	16 SCK cycles delay
101	32 SCK cycles delay
110	64 SCK cycles delay
111	128 SCK cycles delay

LSBF3 Description	
0	Data transferred MSB first
1	Data transferred LSB first

CKPOL3 Description	
0	SCK inactive at logic 0
1	SCK inactive at logic 1

CPHA3	B Description	
0	Data is latched on first SCK transition	
1	Data changes on first SCK transition	

CSCKDF3[0:2]	Assertion to Activation Delay
000	1 SCK cycle delay
001	2 SCK cycles delay
010	4 SCK cycles delay
011	8 SCK cycles delay
100	16 SCK cycles delay
101	32 SCK cycles delay
110	64 SCK cycles delay
111	128 SCK cycles delay


SCK = MCU_CLK

2•{3(SCKFD3[6]+1)•(SCKDF3[0:5]+1)}

All values for SCKDF3[0:6] are valid.

Sample values are shown.

SCKDF3[0:6]	Description
000_0000	SCK = MCU_CLK ÷ 2
000_0001	SCK = MCU_CLK ÷ 4
000_0111	SCK = MCU_CLK ÷ 16
100_0000	SCK = MCU_CLK ÷ 8
000_0100	SCK = MCU_CLK ÷ 10
100_1011	SCK = MCU_CLK ÷ 96
111_1110	SCK = MCU_CLK ÷ 504
111_1111	SCK = MCU_CLK ÷ 1





Application:	Date:
	Programmer:

QSPIB

SCCR4B

Serial Channel B Control Register 4

Address = \$0020_EF1A Reset = \$0000 Read/Write

DATR4[0:2]	Delay After Transfer
000	1 SCK cycle delay
001	2 SCK cycles delay
010	4 SCK cycles delay
011	8 SCK cycles delay
100	16 SCK cycles delay
101	32 SCK cycles delay
110	64 SCK cycles delay
111	128 SCK cycles delay

LSBF4	LSBF4 Description	
0	Data transferred MSB first	
1	Data transferred LSB first	

CKPOL4	Description	
0	SCK inactive at logic 0	
1	SCK inactive at logic 1	

CPHA4	Description	
0	Data is latched on first SCK transition -	
1	Data changes on first SCK transition	

CSCKDF4[0:2]	Assertion to Activation Delay
000	1 SCK cycle delay
001	2 SCK cycles delay
010	4 SCK cycles delay
011	8 SCK cycles delay
100	16 SCK cycles delay
101	32 SCK cycles delay
110	64 SCK cycles delay
111	128 SCK cycles delay

SCK = MCU_CLK


2•{3(SCKFD4[6]+1)•(SCKDF4[0:5]+1)}

All values for SCKDF4[0:6] are valid.

Sample values are shown.

CCKDE4[0:C]

SCKDF4[0:6]	Description
000_0000	SCK = MCU_CLK ÷ 2
000_0001	SCK = MCU_CLK ÷ 4
000_0111	SCK = MCU_CLK ÷ 16
100_0000	SCK = MCU_CLK ÷ 8
000_0100	SCK = MCU_CLK ÷ 10
100_1011	SCK = MCU_CLK ÷ 96
111_1110	SCK = MCU_CLK ÷ 504
111_1111	SCK = MCU_CLK ÷ 1







Application:	Date:
-	Programmer:

QSPIB

Control RAM

Control RAM

Address = \$0020_E000 to E0FF Reset = \$0000 Read/Write

CONT	Description
0	Deactivate chip select
1	Keep chip select active

PAUSE	Description
0	Not a queue boundary
1	Queue boundary

RE	Description
0	Receive disabled
1	Receive enabled

0 1	6-bit data
1 8	3-bit data
1 8	3-bit data

PCS[0:2]	Delay After Transfer
000	SPIC0 activated
001	SPIC1 activated
010	SPIC2 activated
011	SPIC3 activated
100	SPIC4 activated
101	NOP-No SPIC line activated
110	EOTIE–End-of-transfer interrupt enabled
111	EOQ-End of queue

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	*	BYTE	RE	PAUSE	CONT	PCS2	PCS1	PCS0
0	0	0	0	0	0	0	0	0							
	\$	0			\$	0									
						* = Re	served,	Progra	m as 0						





pplication:							Date:				
							Progra	ammer	:		
QSP											
QPCR	B			_		QPCn 0	Pin is	D GPIO pi	escript in	ion	
QSPI B Port Contro Address = \$0020_						1		QSPI pi			
Reset = \$000 Read/Write]			
15 14 13 12	11 10 * * * 0 0	9 * 0	8 * 0	7 QPC7 (SCK)	6 QPC6 (MOSI	5 QPC5 (MISO)	4 QPC4 (CS4)	3 QPC3 (CS3)	2 QPC2 (CS2)	1 QPC1 (CS1)	0 QPC0 (CS0)
\$0	\$	0				•					
QDDR QSPI B Data Direction Address = \$0020_ Reset = \$0000 Read/Write	n Register EF02					0 1	Pin is	input	escript		
15 14 13 12	11 10	9	8	7 QDD7	6 QDD6	5 QDD5	4 QDD4	3 QDD3	2 QDD2	1 QDD1	0 QDD0
		0	0	QDD1	QDD0	4000	QDD4	QDD3	QDDZ	QDD1	2000
\$0	\$	50			ı		I			I	
QPDR QSPI B Port Data I Address = \$0020_ Reset = \$00u Read/Write	Register EF04						Po	ort Dat	a Bits		
15 14 13 12	11 10	9	8	7	6	5	4	3	2	1	0
* * * *	* *	*	*	QPD7	QPD6	QPD5	QPD4	QPD3	QPD2	QPD1	QPD0
0 0 0 0 \$0	0 0	0	0	-					<u> </u>		
\$0	3	* 5		, Progra							





	:											ammer	:		
		Б	ıт						Г	1715				•	
			IT						-	O ITIE	DIT int		escript	ion	
	F	DIT	CS	R						1	-	errupt e	lisabled		
_									L	'	1 11 111	errupt e	nabieu		
ы			d Statu \$0020_		ister				Г	ITIF		D	escript	ion	
	710	Reset	= \$000							0	PITCN			ned zero	0
		Rea	d/Write						ŀ	1			olled ov		
OVW	<i>i</i>		Descri	ption					L						
0			dulus la	tch doe	s not				Γ	RLD		D	escript	ion	
1		rwrite P		tch im~	adiata!	,				0	Count	er rolls o	over to S	FFFF	
ļ	ove	rwrites F	PITCNT	teri irriir	nediately	'				1	Count	er rolls o	over to F	PITMR \	valu
DBG			Descri												
0			cted by												
1	PIT	halted b	by Debu	g mode	!										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	(
*	*	*	*	*	*	*	*	*	*	DBG	OVW	ITIE	ITIF	RLD	
0	0	0	0	0	0	0	0	0	0						(
	\$	0			\$	0									
							ЭΙΤ	N 11)						
							PIT	IVIT	\						
							Modul								
						Add	lress = 9 Reset =								
								/Write							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
data	data	data	data	data	data	data	data	data	data	data	data	data	data	data	da
							PIT		т						
						Г									
						Δda	PIT Co dress = S	ounter							
						Auc	Reset =	= \$uuuu							
								l Only							
		13	12	11	10	9	8	7	6	5	4	3	2	1	(
15 data	14 data	data	data	data	data	data	data	data	data	data	data	data	data	data	da

* = Reserved, Program as 0





Wa	ato	cho	ob	g 7	Γim	ner	•		Г		T				
		W	CR	<u>.</u>						WDBG 0	Watch	dog Tin	escript ner not	affected	by
,		dog Co			er					1	Debug	mode		bled in [
	Ado		\$0020_ = \$000 d/Write							'	mode	uog illi	iei uisa	DIEG III L	Jebu
0 1	Wat	chdog T chdog T		disable						WDZE 0	DOZE	dog Tin mode		affected	by
										1	Watch DOZE	dog Tin mode	ner disa	bled in	
W	atcho	log T	ime-(Out											
15	14	13	12	11	10	l 9	8	7	6	5	4	3	2	1	0
	WT4	WT3	WT2	WT1	WT0	*	*	*	*	*	*	*	WDE	WDBG	WDZ
WT5						0	0	0	0	\$0 \$0	0	0			
WI5								I							
W15					V		dog Se dress = \$ Reset =	SR rvice R 50020_8 = \$0000 /Write		ter					

* = Reserved, Program as 0





Date:
Programmer:

PWM

TPWCR

Timers and PWM Control Register

Address = \$0020_6000 Reset = \$0000 Read/Write

PWE	Description
0	PWM counter is disabled
1	PWM counter is enabled

PWD	Description
0	PWM counter is enabled in DOZE mode
1	PWM counter is disabled in DOZE mode

TDBG	Description
0	Timer stops in Debug mode
1	Timer runs in Debug mode

PWDBG	Description	
0	PWM counter stops during Debug mode	
1	PWM counter runs during Debug mode	

TD	Description
0	Timers are enabled in DOZE mode
1	Timers are disabled in DOZE mode

	TE	Description
1	0	Timers are disabled
	1	Timers are enabled

PSPW[0:2]	Description
000	PWM prescaler factor = 2
001	PWM prescaler factor = 4
010	PWM prescaler factor = 8
011	PWM prescaler factor = 16
100	PWM prescaler factor = 32
101	PWM prescaler factor = 64
110	PWM prescaler factor = 128
111	PWM prescaler factor = 256

PST[0:2]	Description
000	Timer prescaler factor = 2
001	Timer prescaler factor = 4
010	Timer prescaler factor = 8
011	Timer prescaler factor = 16
100	Timer prescaler factor = 32
101	Timer prescaler factor = 64
110	Timer prescaler factor = 128
111	Timer prescaler factor = 256

9 10 0 15 13 12 11 14 PWDBG PSPW2 PSPW1 PSPW0 TDBG PWD PWE PST2 PST1 PST0 0 0 0 0





Application:	Date:
	Programmer:
	Programmer

PWM FO1 Description Writing a 1 to this bit forces the Output Compare 1 function **TPWMR Timers and PWM Mode Register** Address = \$0020_6002 Reset = \$0000 IM2[0:1] Description Read/Write 00 Capture disabled 01 Capture on rising edge only 10 Capture on falling edge only FO₃ Description 11 Capture on any edge (Not pinned out) FO4 Description IM1[0:1] Description (Not pinned out) 00 Capture disabled 01 Capture on rising edge only 10 Capture on falling edge only **PWP** Description 11 Capture on any edge PWM pin active high 0 1 PWM pin active low OM1[0:1] Description **PWC** Description Timer disconnected from pin 00 PWM disconnected from PWM pin 01 0 Toggle output pin 1 PWM connected to PWM pin 10 Clear output pin 11 Set output pin 9 8 1 0 10 6 15 13 12 11 3 PWC PWP FO4 F03 F01 IM21 IM20 IM11 IM10 OM11 OM10 0 0 0 0 0 * = Reserved, Program as 0





Application:	Date:
-	Programmer:
	Programmer

PWM

TPWSR

Timers and PWM Status Register

Address = \$0020_6004 Reset = \$0000 Read/Write

IF2	Description
0	Timer 2 Input Capture has not occurred
1	Timer 2 Input Capture has occurred

PWF	Description
0	PWM compare has not occurred
1	PWM compare has occurred

TOV	Description			
0	TCNT overflow has not occurred			
1	TCNT overflow has occurred			

Description
PWCNT rollover has not occurred
PWCNT rollover has occurred

* = Reserved, Program as (

IF1	Description
0	Timer 1 Input Capture has not occurred
1	Timer 1 Input Capture has occurred

OF4	Description
	Timer 4 Output Compare has not occurred
	Timer 4 Output Compare has occurred

OF3 Description					
		Timer 3 Output Compare has not occurred			
		Timer 3 Output Compare has occurred			

OF1	Description					
	Timer 1 Output Compare has not occurred					
	Timer 1 Output Compare has occurred					

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
*	*	*	*	*	*	*	*	PWO	TOV	PWF	IF2	IF1	OF4	OF3	OF1				
0	0	0	0	0	0	0	0												
	\$	0			\$	50													
			•			* D		D	0		* Decembed Program on 0								





Application:	Date:
	Programmer:

PWM

TPWIR

Timers and PWM Interrupt Register

Address = \$0020_6006 Reset = \$0000 Read/Write

IF2IE	Description	
0	Interrupt disabled	
1	Timer 2 Input Capture interrupt enabled	

PWFIE	Description			
0	Interrupt disabled			
1	PWM Output Compare interrupt enabled			

TOVIE	Description			
0	nterrupt disabled			
1	TCNT overflow interrupt enabled			

0 1	nterrupt disabled
1 F	PWCNT rollover interrupt enabled

\$0	\$0	
	* = Reserved,	Program as 0

IF1IE	Description
0	Interrupt disabled
	Timer 1 Input Capture interrupt enabled

OF4IE	Description
0	Interrupt disabled
	Timer 4 Output Compare interrupt enabled

OF3IE	Description
0	Interrupt disabled
1	Timer 3 Output Compare interrupt enabled

OF1IE	Description
0	Interrupt disabled
	Timer 1 Output Compare interrupt enabled

U	inte	rupt dis	abieu				1								
1	PW	CNT rol	lover int	errupt e	nabled										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	PWOIE	TOVIE	PWFIE	IF2IE	IF1IE	OF4IE	OF3IE	OF1IE
0	0	0	0	0	0	0	0								
\$0 \$0															





													:		
		P۱	۷N	/	Time	er 1 O	tput C	ompa	re Reg 8008	ister					
15	14	13	12	11	10	9		/Write 7	6	5	4	3	2	1	0
data	data	data	data	data	data	data	data	data	data	data	data	data	data	data	data
		ı	ı								ı				
				l		_	00		_						
					Time		ress = \$			ıster					
							Reset =	= \$0000 /Write							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
data	data	data	data	data	data	data	data	data	data	data	data	data	data	data	data
						_	TO(-						
					Time		tput C			ister					
							ress = \$	0020 6	00C						
							Reset =		00C						
15	14	13	12	11	10			\$0000	00C 6	5	4	3	2	1	0
15 data	14 data	13 data	12 data	11 data	10 data		Reset =	\$0000		5 data	4 data	3 data	2 data	1 data	
						9	Reset =	\$0000 Write 7	6						
						9 data	Reset = Read, 8 data	s \$0000 Write 7 data	6 data						
					data	9 data	Reset = Read	s \$0000 Write 7 data	6 data	data					
					data	9 data	Reset = Read/8 data	s \$0000 Write 7 data	6 data	data					
					data	9 data	Reset = Read/8 data	= \$0000 Write 7 data CR1 apture 50020_6 = \$0000	6 data	data					
					data	9 data	Reset = Read/8 data	= \$0000 Write 7 data	6 data	data					
data	data	data	data	data	data Tir	9 data mer 1 li Add	Reset = Read/8 data TIC nput C ress = \$ Reset = Read	= \$0000 Write 7 data PR1 apture 50020_6 = \$0000 Write	6 data	data	data	data	data	data	data 0
data	data	data	data	data	data Tir	9 data • mer 1 li Add	Reset = Read/8 data TIC nput C ress = \$ Reset = Read 8	= \$0000 Write 7 data PR 1 apture 50020_6 = \$0000 Write 7	data Regis GOOE	data data	data 4	data 3	data 2	data 1	data 0
data	data	data	data	data	data Tir	9 data • mer 1 li Add 9 data	Reset = Read/8 data TIC nput C ress = \$ Reset = Read 8 data	= \$0000 Write 7 data P 1 apture 50020_6 = \$0000 /Write 7 data	6 data Regis 600E 6 data	data data	data 4	data 3	data 2	data 1	data
data	data	data	data	data	Tir 10 data	9 data mer 1 li Add 9 data	Reset = Read/8 data TIC nput C ress = \$ Reset = Read 8 data	= \$0000 /Write	6 data	data ster 5 data	data 4	data 3	data 2	data 1	data 0
data	data	data	data	data	Tir 10 data	9 data mer 1 li Add 9 data	Reset = Read/8 data TIC nput C ress = \$ Reset = Read 8 data	= \$0000 /Write	6 data Regis 600E 6 data	data ster 5 data	data 4	data 3	data 2	data 1	data 0
data	data	data	data	data	Tir 10 data	9 data mer 1 li Add 9 data	Reset = Read/8 data TIC nput Cress = \$ Reset = Read 8 data	= \$0000 Write 7 data R1 apture 50020_6 = \$0000 Write 7 data	6 data Regis 600E 6 data	data ster 5 data	data 4	data 3	data 2	data 1	data 0
data 15 data	data 14 data	data 13 data	data 12 data	11 data	Tir 10 data	9 data mer 1 li Add 9 data mer 2 li Add	Reset = Read/8 data TIC nput Cress = SReset = Read/8 data TIC nput Cress = SReset = Read/8 data	= \$0000 Write 7 data R1 apture 50020_6 = \$0000 Write 7 data	6 data Regis 600E 6 data	data ster 5 data	data 4 data	data 3 data	data 2 data	data 1 data	0 data
data	data	data	data	data	Tir 10 data	9 data mer 1 li Add 9 data	Reset = Read/8 data TIC nput Cress = \$ Reset = Read 8 data	= \$0000 Write 7 data R1 apture 50020_6 = \$0000 Write 7 data	6 data Regis 600E 6 data	data ster 5 data	data 4	data 3	data 2	data 1	data 0





lication	n:														
											Progra	ammer			
		P۱	WN	/		ſ	⊃W	′∩F)						
					!	PWM O	utput Co ress = \$ Reset =	ompare	Registe	r					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
data	data	data	data	data	data	data	data	data	data	data	data	data	data	data	data
							TC	NT	•						
									014						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
data	data	data	data	data	data	data	data	data	data	data	data	data	data	data	data
							⊃W	'N 11 E	<u> </u>						
							V V Modu								
						Add		\$0020_6 = \$0000 /Write	6016						
	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15	4040	data	data	data	data	data	data	data	data	data	data	data	data	data	data
15 data	data														
	data														
	data					P	· · ·	CN	T						
	data					PWI	VI Cou ll ress = \$ Reset =	nt Reg \$0020_6 = \$0000	ister 6018						
	14	13	12	11	10	PWI	VI Cou ll ress = \$ Reset =	nt Reg	ister 6018	5	4	3	2	1	0

Motorola



Application:	Date:
	Dr
	Programmer.

Protocol Timer PTCR

PT Control Register

Address = \$0020_3800 Reset = \$0000 Read/Write

SPBP	Description
0	Reference Slot Prescaler Counter (RSPC) drives RSC
1	RSPC bypassed, TICK drives RSC

HLTR	Description
0	Timer HALT not requested
1	Timer HALT requested

MULT	Description	
0	Single event mode	
1	Multiple event mode	

CFCE	Description			
0	Channel Frame Counter disabled			
1	Channel Frame Counter enabled			

RSCE	Description				
0	Reference Slot Counter disabled				
1	Reference Slot Counter enabled				
1					

13

0

12

0

0

10

0

RSCE

TDZD	Description			
0	Protocol Timer ignores DOZE mode			
1	Protocol Timer stops during DOZE mode			

MTER	Description				
0	Active macro execution continues to end of macro				
1	Active macro execution halts immediately when HLTR bit is set or 'End_of_frame_halt' received				

TIME	Description				
0	Protocol Timer event disabled until CFE occurs				
1	Protocol Timer event executes immediately after TE assertion or HALT state is exited				

	TE		Description					
	0	Protoc	Protocol Timer disabled					
	1	Protoc	Protocol Timer enabled					
6	5	4	3	2	1	0		
MUL	T HLTR	SPBP	TDZD	MTER	TIME	TE		
0								

* = Reserved, Program as 0

CFCE

15

0

0



Application:	Date:
	Programmer:

Protocol Timer

PTIER

PT Interrupt Enable Register

Address = \$0020_3802 Reset = \$0000 Read/Write

DSIE	Description		
0	Interrupt disabled		
1	DSP Interrupt enabled		

DVIE	Description			
0	Interrupt disabled			
1	DSP Vector Interrupt enabled			

THIE	Description			
0	Interrupt disabled			
1	Timer HALT Interrupt enabled			

						_	
TERIE		Description					
0	Interrupt	Interrupt disabled					
1	Timer E	Timer Error Interrupt enabled					
15	14 1	3	12	11	10	9	8

TERIE

0

THIE

DVIE

DSIE

MCIE2	Description
0	Interrupt disabled
1	MCU Interrupt 2 enabled

MCIE1	Description
0	Interrupt disabled
1	MCU Interrupt 1 enabled

	MCIE0	Description
_	0	Interrupt disabled
	1	MCU Interrupt 0 enabled

RSNIE	Description
0	Interrupt disabled
1	Reference Slot Interrupt enabled

	CFNIE	Description
_	0	Interrupt disabled
		Channel Frame Number Interrupt enabled

	CFIE		D	escripti	on	
	0	Interru	pt disab	led		
	1	Chann	el Fram	e Interru	upt enat	oled
		•				
_						
6	5	4	3	2	1	0
1CIE	MCIE1	MCIE0	*	RSNIE	CFNIE	CFIE
			0			

* = Reserved, Program as 0

0

0

0



Application:	Date:
-	
	Programmer:

DSPI Description **Protocol Timer** 0 Interrupt has not occurred 1 DSP Interrupt event has occurred **PTSR** MCUI2 Description **PT Status Register** 0 Interrupt has not occurred Address = \$0020_3804 Reset = \$0000 MCU Interrupt 2 event has occurred Read/Write MCUI1 Description DVI Description 0 Interrupt has not occurred 0 Interrupt has not occurred 1 MCU Interrupt 1 event has occurred DSP Vector Interrupt event has occurred MCU₁₀ Description 0 Interrupt has not occurred THS Description MCU Interrupt 0 event has occurred 1 0 Timer is not in HALT state Timer is in HALT state 1 **RSNI** Description 0 Interrupt has not occurred **EOFE** Description Reference Slot Number Interrupt 0 No error has occurred End of Frame Error has occurred **CFNI** Description **MBUE** Description 0 Interrupt has not occurred 0 No error Channel Frame Number Interrupt 1 event has occurred Macro Being Used Error has occurred CFI Description **PCE** Description 0 Interrupt has not occurred 0 No error Channel Frame Interrupt event has occurred Pin Contention Error has occurred 15 12 10 PCE MBUE EOFE THS DVI DSPI MCUI2 MCUI1 MCUI0 RSNI CFNI CFI 0 0 0 0

* = Reserved, Program as 0





Pr			_		imo	er				RXMA		D	escripti	ion	
		PTI	ΕV	R						0	Macro	not acti	ive		
				_3806					L	1	Receiv		o is acti	-	
TXMA			Descri	ntion						ACT	F		escripti	ion	
0	Mar	cro not a		ption						1			active 1 active		
1	-	nsmit m		active					L	<u>'</u>	Frame	rable	i active		
THIP			Descri	ption											
0	Tim	er not h	alted												
1	Tim	er HAL	Γ in pro	gress											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	*	*	*	*	THIP	TXMA	RXMA	AC
0	0	0	0	0	0	0	0	0	0	0	0				
U						U	U	U	U	U	U				
0	9	50				50	0	U		50	0		<u> </u>		
-	e Int	TI erval M ldress = Reset		- I s Reg _3808	\$, U	0		Time Bina	er Inter	ded mod	odulus dulus va er		
Tim	e Int Ad	TI erval M ldress = Reset Rea	#00000 #0020 = \$000 d/Write	s Reg _3808 0	\$ ister	0		7	\$	Time Binal for M	er Inter	ded mod ck divide	dulus va er	llue	
-	e Int	TI erval M ldress = Reset	/lodulu \$0020_ = \$000	- I s Reg _3808	\$		8 TIMV8			Time Bina	er Inter ry encod ICU clod	ded mod	dulus va		0 TIMN
Tim	Acc	erval Modern Reset Rea	## Modulu ## \$0020 ## = \$000 ## ## ## ## ## ## ## ## ## ## ## ## ##	11 11	ister	9	8	7	6	Time Bina for M	er Inter ry encoc CU cloc	ded mod ck divide	dulus va er 2	llue	0
Tim	14 *	rerval Midress = Reset Rea	## ## ## ## ## ## ## ## ## ## ## ## ##	11 *		9	8	7	6	Time Bina for M	er Inter ry encoc CU cloc	ded mod ck divide	dulus va er 2	llue	0
Tim	14 *	rerval Modern Mo	## ## ## ## ## ## ## ## ## ## ## ## ##	11 * 0		9	8	7	6	Time Bina for M	er Inter ry encoc CU cloc	ded mod ck divide	dulus va er 2	llue	0
15 * 0	14 * 0 \$	rerval Modress = Reset Rea 13	## Modulu	11 * 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	10 * 0	9	8	7	6	Time Binan for M 5 TIMV5	er Inter y encoo CU cloc	3 TIMV3	2 TIMV2	1 TIMV1	0
15 * 0	14 * 0 \$	rerval Modress = Reset Rea 13	## Modulu	11 * 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 * 0 *	10 * 0	9	8	7	6	Time Binan for M 5 TIMV5	er Inter ry encoor CU cloc 4 TIMV4	3 TIMV3	2 TIMV2	1 TIMV1	0
15 * 0	14 * 0 sanne	rerval Modress = Reset Rea 13	## Modulu ## \$0020_	11	ister 10 * 0	9 * 0	8 TIMV8	7 TIMV7	6 TIMV6	Time Binar for M 5 TIMV5	er Inter ry encoc CU cloc 4 TIMV4	3 TIMV3	2 TIMV2	1 TIMV1	TIM



۲		toc			m	er									
Chann	el Tim		val Mo	dulus 380C	Regist	ter				M Bi	odulu	I Time s Value coded n CTIC	•		
15	14	13	12	11	10	9	8	7	<u> </u>	5	4	3	2	1	0
* 0	*	CTIMV13					CTIMV8	CTIMV7	CTIMV6	CTIMV5	CTIMV4	CTIMV3	CTIMV2	CTIMV1	CTIMV
		C	FC									Frame oded val		Value	
		nnel Fr Idress = Reset	ame C	ounte 380E	r					Bina	ary enco	Frame (oded val me cour	ue of	Value	
15		nnel Fr Idress = Reset	ame C \$0020_ = \$000	ounter 380E	r 10	9		7	6	Bina	ary enco	oded val	ue of	Value	0
15	Ad	nnel Fr Idress = Reset Read	ame C \$0020_ = \$0000 d/Write	ounte i 380E 0		9 *		7 CFCV7		Bina cha	ary enconnel fra	oded val me cour	ue of other		0
	14 *	nnel Fr Idress = Reset Read	ame C \$0020_ = \$000 d/Write	380E 0	10					Bina cha	ary enconnel fra	oded val me cour	ue of other	1	0
* 0	14 * 0 * \$	ridress = Reset Read 13 t 0 CF Frame Iddress = Reset Read	ame C \$0020_ = \$0000 d/Write 12 * 0	380E 0 11 * 0	10 * 0	*				5 CFCV5	4 CFCV4	3 CFCV3	2 CFCV2	1 CFCV1	0 CFCV
Cha	14 * 0 sannel Ac	nnel Fr Idress = Reset Read 13 * 0 60 Frame Idress = Reset Reset Read	ame C \$0020_ = \$000 d/Write 12 * 0 Modul \$0020_ = \$000 d/Write	11	10 * 0	0	CFCV8	CFCV7	CFCV6	5 CFCV5	4 CFCV4	3 CFCV3	2 CFCV2	1 CFCV1	0 CFCV
* 0	14 * 0 * \$	ridress = Reset Read 13 t 0 CF Frame Iddress = Reset Read	ame C \$0020_ = \$0000 d/Write 12 * 0 * Modul \$0020_ = \$0000	380E 0 11 * 0	10 * 0	*	CFCV8		CFCV6	5 CFCV5	4 CFCV4	3 CFCV3	2 CFCV2	1 CFCV1	0 CFCV





oplication	1:														
P	ro	toc	col	Ti	m	er									
		P'	SC							Binar	rence y encod ence slo	ed valu	e of	alue	
		rence dress = Reset		ounter _3812											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	RSCV8	RSCV7	RSCV6	RSCV5	RSCV4	RSCV3	RSCV2	RSCV1	RSCV0
0	0 \$	0	0	0	0	0									
		RS	· N // E	.				,		Binar	rence y encod of RSC	ed mod		s Valu	е



Protocol Timer Frame Table Pointer Address of frame table po												Progra	ammer	:		
State Stat	Pı	_				m	er				4				ointer	
NTPTR		Fra	me Ta lress = Reset	ble Po \$0020_ = \$00u	inter 381C											
NTPTR	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MTPTR	*	*	*	*	*	*	*	*	*	FTPTR6	FTPTR5	FTPTR4	FTPTR3	FTPTR2	FTPTR1	FTPTI
Macro Table Pointer	0	0	0	0	0	0	0	0	0							
Reset = \$uuuu Read Only Reset = \$uuuuu Read Only Reset = \$uuuuu Read Only Reset = \$uuuuu Read Only Reset = \$uuuu Read Only Reset = \$uuuuu Read Only Reset = \$uuuuuu Read Only Reset = \$uuuuu Read Only Reset = \$uuuuuu Read Only Reset = \$uuuuu Read Only		\$0)			:	\$0									
FTBAR Frame Table Base Address Register Address = \$0020_3820 Reset = \$uuuu Read/Write 15		Macr Addre	o Tabless = \$0	e Poin 020_38 \$uuuu	iter											
Frame Table Base Address Register Address = \$0020_3820 Reset = \$uuuu Read/Write Frame Table 0 Address Frame Table 0 Address Frame Table 0 Frame Table 0 Address Frame Table 1 Frame Table 1 Address Frame Table 1 Frame Table 1 Address Frame Table 1 Address Frame Table 1 Frame Table 1 Address		Macro Addre R	o Tabless = \$0 leset = 1 Read 0	e Poin 020_38 \$uuuu Only	ater B1E	10	9	8	F	Receive	Macro) Table	e Addro	ess Po	inter	0
Frame Table Base Address Register Address = \$0020_3820 Reset = \$uuuu Read/Write 15		Macre Addre R	o Tabless = \$0 leset = 3 Read 0	e Poin 1020_38 \$uuuu Only	11				- F	Receive	Macro	Table	Addre	ess Po	inter 1	
15	* T	Macre Addre R	o Tabless = \$0 leset = 3 Read 0	e Poin 1020_38 \$uuuu Only	11				7 *	Receive	Macro	Table	Addre	ess Po	inter 1	
* FTBA16 FTBA15 FTBA14 FTBA13 FTBA12 FTBA11 FTBA10 * FTBA6 FTBA5 FTBA4 FTBA3 FTBA2 FTBA1 FTBA	* 1	Macro Addre R 14 TxPTR6	Page 13 TxPTR5 TxPTR5 Reset Re	BAI BAI BAI BAI BAI BAI BAI BAI	11 TxPTR3 Ress Ro 3820	TxPTR2	TxPTR1		7 *	Receive	Macro 5 RxPTR5	Table 4 RXPTR4	3 RXPTR3	ess Po 2 RXPTR2	inter 1 RXPTR1	
	* T	Macro Addre R 14 TxPTR6	Page 13 TxPTR5 TxPTR5 Reset Re	BAI BAI BAI BAI BAI BAI BAI BAI	11 TxPTR3 Ress Ro 3820	TxPTR2	TxPTR1		7 *	Receive	Macro 5 RxPTR5	Table 4 RXPTR4	3 RXPTR3	ess Po 2 RXPTR2	inter 1 RXPTR1	
	Frame	Macro Addre R 14 TxPTR6	TxPTR5 Based	BAI BAI BAI BAU BAU BAU BAU BAU	TXPTR3	egiste	r 9	TXPTR0	7 * 0	6 RxPTR6	5 RxPTR5	Table 4 RXPTR4	3 RXPTR3	2 RXPTR2	1 RXPTR1	RxPTI
	Frame	Macro Addre R 14 TxPTR6	read (Cartes) Read (Cartes) 13 TxPTR5 e Basedress = Reset Read 13	BAI BAI BAI BAU BAU BAU BAU BAU	TXPTR3	egiste	r 9	TXPTR0	7 * 0	6 RxPTR6	5 RxPTR5	Table 4 RXPTR4	3 RXPTR3	2 RXPTR2	1 RXPTR1	RxPTI



Pı	roto	col	Ti	m	er									
	MT	BA	R						Tran	smit B	ase A	ddress	;	
Macro			3822	egister	•				Rece	eive Ba	ase Ad	dress		
15 * 0	14 13 TxBA6 TxBA5	12 5 TxBA4	11 TxBA3	10 TxBA2	9 TxBA1	8 TxBA0	7 * 0	6 RxBA6	5 RxBA5	4 RxBA4	3 RxBA3	2 RxBA2	1 RxBA1	0 RxB
	Delay T		inter						Tran	smit D	Pelay T Read	able P	ointer	
	Address Rese	= \$0020_ et = \$uuu					l۲		Rece	eive De	elay Ba	ase Ad Write	dress	
Tra	nsmit Dela Re	y Base ad/Write		ss]			Rece	eive De	elay Ta Read	able Po	ointer	
Tra				ss]	1			eive De		Only	pinter	
15		ad/Write	11	10	9 TDPTR1	8 TDPTR0	7 * 0	6 RDBA3	Rece	4	Read		1	0 I RDP
15	Re 14 13 TDBA3 TDBA2	ad/Write	11 TDBA0	10			*		5	4	Read	Only 2	1	
15	Residence Slot Properties Residence Slot Pro	12 TDBA1	TDBA0 R Modulu 0_3826 5F	10 TDPTR2	TDPTR1		*		5 RDBA2	4 RDBA1	3 RDBA0	Only 2	1 RDPTR	



licatior	n:												:		
P	ro	tod	col	Ti	ime	er									
		PTI		D						PTPCn		D	escripti	ion	
			_							0	Pin is (GPIO o	utput		
				_3816	r				L	1	Pin is I	Protoco	I Timer	output	
15	14	13	12	11	10	9	<u> </u>	7	6	5	4	3	2	1	0
	PTPC14	PTPC13						PTPC7			PTPC4	PTPC3		PTPC1	PTPC
		I .	I				I								
	PT Da	T[ta Dire	ection	Regist	er					PTDDn 0 1		nput (w	escripti hen GP when G	IO)	
	PT Da	ta Dire dress = Reset	ection	- Regist ₋ 3818	er					0		nput (w	hen GP	IO)	
15	PT Da Ad	ta Dire dress = Reset Read	\$0020_ = \$000 d/Write	Regist _3818 0	10	9	8	7	6	0 1 5	Pin is o	nput (woutput (hen GP when G	IO) PIO)	0
	PT Da	ta Dire dress = Reset Read	\$0020_ = \$000 d/Write	Regist _3818 0	10				6	0	Pin is o	nput (woutput (hen GP when G	IO) PIO)	
	PT Da Ad 14 PTDD14	ta Director	\$0020_ \$0020_ \$000 d/Write 12 PTDD12	Regist 3818 0 11 PTDD11	10				6	0 1 5	Pin is of	nput (woutput (hen GP when G	IO) PIO)	
	PT Da Ad 14 PTDD14	ta Director	\$0020_ \$0020_ \$000 d/Write 12 PTDD12	Regist 3818 0 11 PTDD11 PTDD111	10				6	0 1 5	Pin is of	anput (wobutput (hen GP when G	IO) PIO)	
PTDD15	PT Da Ad 14 PTDD14	ta Director dress = Reset Real Real PTDD13 Port Dodress = Reset Real Real Real Real Real Real Real Real	PTDD12 PTDD12 PTDD12	Regist 3818 0 11 PTDD11 R gister 381A u	10 PTDD10	PTDD9	PTDD8	PTDD7	6 PTDD6	0 1 5 PTDD5	4 PTDD4	anput (worth) 3 PTDD3 t Data	ehen GP when G 2 PTDD2 Bits	IO) PIO) 1 PTDD1	PTDDO
PTDD15	PT Da Ad 14 PTDD14	ta Director dress = Reset Real Real PTDD13 Port Dodress = Reset Real Real Real Real Real Real Real Real	PTDD12 PTDD12 PTDD12	Regist 3818 0 11 PTDD11 R gister 381A u	10 PTDD10	PTDD9	PTDD8	PTDD7	6 PTDD6	0 1 5 PTDD5	4 PTDD4	3 PTDD3	ehen GP when G 2 PTDD2 Bits	IO) PIO) 1 PTDD1	PTDDO



DVRRUN Description	
URXA URXA UART A Receive Register (16-word FIFO) Address = \$00020_4000 Reset = \$000000 Read/Write ERR	
URXA URXA UART A Receive Register (16-word FIFO) Address = \$0020_4000 Reset = \$00000 Reset = \$00000 O No error detected Description	
1	
CHARRDY	
UART A Receive Register	
Address = \$0020_4000 Reset = \$000u Reset = \$	
Rest = \$00uu Read/Write Read/Write Rest Suuuu Read/Write Rest Rest Suuuu Read/Write Rest R	
Description	1
O No error detected in bits 13–10 1	
CHARRDY Description 0 Character not ready 1 Character ready 1 Character ready	
O Character not ready 1 Character ready 1 Parity error detected 1 Pari	
O Character not ready 1 Character ready 1 Parity error detected 1 Pari	
1 Character ready	
Character ready	
CHARRDY ERR OVRRUN FRMERR BRK PRERR *	
CHARRDY ERR OVRRUN FRMERR BRK PRERR *	0
UTXA UART A Transmit Register (16-word FIFO) Address = \$0020_4040 Reset = \$uuuu Read/Write 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	data
UART A Transmit Register (16-word FIFO) Address = \$0020_4040 Reset = \$uuuu Read/Write 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	
UART A Transmit Register (16-word FIFO) Address = \$0020_4040 Reset = \$uuuu Read/Write 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	
* * * * * * * * * * data data data data	
	0

* = Reserved, Program as 0



plication	:				Da	ite:
					Pro	ogrammer:
	LIADTA				RXEN	Description
	UARTA				0	Receiver disabled
	UCR1A				1	Receiver enabled
	UART A Control Register 1				IREN	Description
	Address = \$0020_4080 Reset = \$0000		<u> </u>		0	Infrared interface (IrDA) disable
	Read/Write				1	Infrared interface (IrDA) enable
RRDYIE	Description					· · ·
0	Interrupt disabled				TXEIE	Description
1	Receiver Ready Interrupt enabled				1	Interrupt disabled Transmitter Empty Interrupt ena
		1			ı	Transmitter Empty interrupt ena
RXFL[0:1					RTSDIE	Description
<u> </u>	t if RX FIFO contains ≥ n characters				0	RTS interrupt disabled
00	1 or more characters				1	RTS interrupt enabled
01	4 or more characters				SNDBRK	Description
10	8 or more characters			 	0	(Bit is cleared)
11	14 or more characters				1	Send continuous BREAK
TXEN	Description			Г	DVT014 0	T 5
0	Transmitter disabled				RXTO[1:0]	
1	Transmitter enabled			•	00 00	ceive time-out after n 1x clocks Time-out disabled
					00	24 1x clocks
TRDYIE	Description			•	10	48 1x clocks
1	Interrupt disabled	$\neg \Box \Box \Box$			11	96 1x clocks
	Transmitter Ready Interrupt enabled			L		
TXFL[0:]	Description				DOZE	Description
Interru	upt if TX FIFO has ≥ n empty slots				0	UART enabled during DOZE me
00	1 or more slot	7			1	UART disabled during DOZE m
01	4 or more slots				UEN	Description
10	8 or more slots			-	0	UART disabled
11	14 or more slots				1	UART enabled

8

10

RXFL1 RXFL0 RRDYIE RXEN

12

TXEN

TXFL0 TRDYIE

UEN

* = Reserved, Program as 0

IREN

TXEIE RTSDIE SNDBRK RXTO1 RXTO0 DOZE



cation:										Date:				
•										Progra	ammer	:		
		D -	.					г		1				
	UA	K	IΑ					-	PREN			escripti	on	
									0	Parity				
	UC	R2	Α					L	1	Parity 6	enabled	l		
U	ART A Coi	ntrol Re	eaistei	r 2				Г	PROE		D	escripti	ion	
	Address =	\$0020_	4082					-	0	Even p				
		t = \$000 id/Write	0					F	1	Odd pa				
	1100	ia/vviile						L	<u> </u>					
CTSD		Descri	ption						STPB		D	escripti	on	
0	CTS pin is								0	1 Stop	bit			
1	CTS pin is	active (I	ow)						1	2 Stop	bits			
					' 			Г	CHSZ		D.	escripti	ion	
CTSC	<u> </u>	Descri	-				<u> </u>	-	0	7-bit ch	naracte		-	
0	CTS pin co							ŀ	1	8-bit ch				
1	CTS pin co	ntrolled	by rece	eiver				L						
IRTS		Descri	intion						CLKSRC	;	D	escripti	ion	
0	Transmit or		-	in is					0	Bit clock g	k gene enerate	rated fro	om 16x	bit
	asserted					111		-	1				IRQ7/D	TR p
1	RTS pin is	ignored								(input)				
]								
							ا ا							
15	1 I 14 13	1 12	11	10	9	1 8	1 7	1 6	1 5	1 4	3	2	1	0
	RTS CTSC	CTSD	*	*	*	PREN	PROE	STPE		CLKSRC	*	*	*	*
0			0	0	0						0	0	0	0
	<u>, </u>	1			-						-	\$	50	
			<u> </u>				1							
	UBF	KGH	A											
UART	A Bit Rate			egiste	r				Cloc	k Divid	der Bit	s		
	Address :	= \$0020 t = \$000								y encode				
		ad/Write							aivide	r. Actua	i uivis0	i = CD[(<i>)</i> . 1 1]+1	
15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	0.044	0040	000	CDO	CD7	CD6	CD5	CD4	CD3	CD2	CD1	CD
*	* *	*	CD11	CD10	CD9	CD8	CD7	CDO	CD5	CD4	CD3	CDZ	CDT	CL

* = Reserved, Program as 0



											Date:				
											Progra	ammer	:		
									RTSS			Descri	intion		
		UA	R1	ΓΔ			-	<u> </u>	0	RTS pin	is high		•		
		O / ·		. , 、					1	RTS pin			-,		
		ΙΙC	SR/	\											
								Т	RDY			Descri			
		RT A Standard			r			_	0	Number					
	,	Reset	= \$A00						1	Number	of emp	ty TX FI	FO slot	s ≥ TXF	L[0:
		Rea	d Only					R	RDY			Descri	iption		
TXE			Descri	ption				+	0	Number	of full F	X FIFO	slots <	RXFL[0):1]
0	Ur	nsent trans							1	Number	of full F	X FIFO	slots ≥	RXFL[0):1]
1	All	transmit	data ha	s been	sent										
								R	RTSD	<u> </u>		Descri	•		
								-	0	RTS pin				;	
									1	RTS pin	has ch	anged s	tate		
	Į														
15 TVF	14	13	12	11	10	9	8	 7	6	5	4	3	2	1	
TXE	RTSS	S TRDY	*	*	*	RRDY	*	*	*	RTSD	*	*	*	*	
			0	0	0		0	0	0		0	0	0	0	
														0	
		ART A T		gister				NOT not		is register ntended fo					
		ART A To address = Reset	est Re \$0020_ = \$000	gister 4088								uring na		peration.	
		ART A To address = Reset	est Re \$0020_	gister 4088						ntended fo	or use d	uring na	escript	peration.	
FRCPI	Α	ART A To address = Reset	est Re \$0020_ = \$000 d/Write	gister 4088	n					LOOP	or use d	uring no Do Il operat	escript	peration.	
FRCPI	ERR	ART A To address = Reset	est Re \$0020_ = \$0000 d/Write	gister 4088 0 cription		rated -				LOOP 0 1	Norma	uring no Do Il operat	escript	oeration.	
	ERR	ART A To address = Reset Read	est Re \$0020_ = \$0000 d/Write Des	gister 4088 0 cription	rs gene					LOOP 0 1	Norma Receiv	Do D	escription ected to	ion o transm	
0	ERR	ART A To address = Reset Read	est Re \$0020_ = \$0000 d/Write Des	gister 4088 0 cription	rs gene					LOOP 0 1 LOOPIR 0	Norma Receiv	Do D	escription escription ected to	ion o transm	
0	ERR	ART A To address = Reset Read	est Re \$0020_ = \$0000 d/Write Des	gister 4088 0 cription	rs gene					LOOP 0 1	Norma Receiv	Do D	escription escription ected to	ion o transm	
0	ERR	ART A To address = Reset Read	est Re \$0020_ = \$0000 d/Write Des	gister 4088 0 cription	rs gene					LOOP 0 1 LOOPIR 0	Norma Receiv	Do D	escription escription ected to	ion o transm	
0	ERR	ART A To address = Reset Read	est Re \$0020_ = \$0000 d/Write Des	gister 4088 0 cription	rs gene		8			LOOP 0 1 LOOPIR 0	Norma Receiv	Do D	escription escription ected to	ion o transm	nitte
1	ERR	ART A To address = Reset Read No intenti Intentiona	est Re \$0020_ = \$0000 d/Write Des onal pa al parity	gister 4088 0 cription rity error error ge	enerated	d	8 *	not	i	LOOP 1 LOOPIR 0 1	Norma Receiv	Do D	escripticion ected to escripticeration onnecte	ion o transm ion d to IR	
0 1	ERR 14	ART A Toddress = Reset Read No intenti Intentiona	est Re \$0020_ = \$0000 d/Write Des onal pa al parity	gister 4088 0 cription rity error error ge	enerated	9	1	7	i	LOOP 0 1 LOOPIR 0 1	Norma Receiv	Do D	escripticion ected to escripticeration connected	ion o transm ion d to IR	nitte





cation	1:											ammer			
		UA	DI												
		JA		IA											
	l	JP(CR	Α						UPCn	- ·		escripti	ion	
U		Port (ster					1		GPIO pi UART p			
		dress = Reset		408A						•	1]	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	*	*	*	*	UPC3	UPC2	UPC1	UPC
0	0	0	0	0	0	0	0	0	0	0	0				
	\$	0			\$	0			:	\$0					
U.A		JD			ister					UDDn 0 1		input (w		IO)	
UA	ART A	Data D dress = Reset	0irectio \$0020_ = \$000	on Reg _408C	ister								hen GP	IO)	
UA	ART A	Data D dress = Reset	irectio \$0020_	on Reg _408C	ister					0		input (w	hen GP	IO)	
15	ART A Ad	Data D dress = Reset Read	\$0020_ \$0000_ = \$0000 d/Write	on Reg_408C 0	10	9	8	7	6	0 1	Pin is	input (woutput (hen GP when G	PIO)	0
15	ART A Add	Data D dress = Reset Read	\$0020_ \$0020_ = \$0000 d/Write	on Reg_408C 0	10	*	*	*	*	0 1 5	Pin is	input (w	hen GP when G	PIO)	_
15	14	Data D dress = Reset Read	\$0020_ \$0000_ = \$0000 d/Write	on Reg_408C 0	10 * 0	9 * 0			* 0	0 1	Pin is	input (woutput (hen GP when G	PIO)	
15 * 0	ART A Add	Data D dress = Reset Read 13 * 0 0 A Port dress = Reset	0	11	10 * 0	* 0	*	*	* 0	0 1 5 *	4 * 0	input (woutput (hen GP when G	PIO)	
15 * 0	ART A Add	Data D dress = Reset Read 13 * 0 0 A Port dress = Reset	DR Data \$0020_	11	10 * 0	* 0	*	*	* 0	0 1 5 *	4 * 0	output (v	hen GP when G	PIO)	_
15 * 0	14 * 0 S UART Add	Data D dress = Reset Read 13 * 0 DPI A Port dress = Reset Read	DR DR DR DR DR 12 * 0 DR DR 12 12 12 13 14 15 16 17 18 18 18 18 18 18 18 18 18	11	10 * 0 \$	60	8	7	6	0 1 5 * 0 \$0	## Pin is 4 * 0 Po 4	output (voutput (vout	yhen GP 2 UDD2	IO) PIO) 1 UDD1	UDD:
15 * 0	14 * 0 S UART Add	Data D dress = Reset Read 13 * 0 D A Port dress = Reset Read	DR Source Sourc	on Reg .408C 0 11 0 Regist .408E u	10 * 0 \$	90	0	0	0	0 1 5 * 0 \$0	4 * 0	and the second s	yhen GP 2 UDD2	IO) PIO) 1 UDD1	UDE



CVRRUN	Description No FIFO overrun											
URXB URXB UART B Receive Register (16-word FIFO) Address = \$0020_D000 Reset = \$000u Read/Write ERR	No FIFO overrun											-
URXB URXB UART B Receive Register (16-word FIFO) Address = \$0020_D000 Reset = \$000u Read/Write ERR	No FIFO overrun	OVDDIIN	Γ									
1 URX FIFO overrun detected								^T B	R ₁	JΔ	l	
Secription Character seady FRMERR Description			-							<i>,</i> , ,		
UART B Receive Register (16-word FIFO) Address = \$0020_D000 Reset = \$0020_D000 Reset = \$00000 Reset = \$000000 Reset = \$00000 Reset = \$000000 Reset = \$00000 Reset = \$000000 Reset = \$00000 Reset = \$000000 Reset = \$00000 Reset = \$000000 Reset = \$000000 Reset = \$000000 Reset = \$00000			L					3	XE	UR		
Character is not a BREAK Character is not a BREAK							er	eaiste	eive R	B Rec	ART	ι
Reset = \$00uu Read/Write BRK Description 0 Character is not a BREAK 1 Character is a B							-)	rd FIFO	(16-wo		
Read/Write ERR	Character has a framing error	1									Add	
Description 0 No error detected in bits 13–10 1 Error detected								ı				
O No error detected in bits 13–10 1 Error detected 1 Character is a BREAK 1 Character is not a local in the particular is not a l	Description	BRK						otion	Doscrii			D
1	Character is not a BREAK	0		П			3_10				No e	
PRERR Description	Character is a BREAK	1				_	7 10	1 5110 10				
Description										401001	LIIOI	
O No parity error detected 1 Parity error detected	Description	PRERR	Ī			_			Danasi'		,	
1 Character ready Rx Data Rx Data Character ready	No parity error detected	0	-							rootor	+	
Tx Data Rx D	Parity error detected	1	Ī					У			_	
CHARRDY ERR OVRRUN FRMERR BRK PRERR *	Rx Data											
CHARRDY ERR OVRRUN FRMERR BRK PRERR *				Г								
UTXB UART B Transmit Register (16-word FIFO) Address = \$0020_D040 to D07C Reset = \$uuuu Read/Write 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1					8	9						
UTXB UART B Transmit Register (16-word FIFO) Address = \$0020_D040 to D07C Reset = \$uuuu Read/Write 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	data data data data dat	data	data	data	*		PRERR	BRK	FRMERR	UVRRUN	RR (:DY
UART B Transmit Register (16-word FIFO) Address = \$0020_D040 to D07C Reset = \$uuuu Read/Write 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1					0	0						
UART B Transmit Register (16-word FIFO) Address = \$0020_D040 to D07C Reset = \$uuuu Read/Write 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1												
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	Tx Data							Registon) O to DO	nsmit F ord FIFO 20_D040 = \$uuu	B Tran (16-wo = \$002 Reset	ART	
* * * * * * * * uata							1					
	udia udia udia udia udi	uata	uala	uali								

* = Reserved, Program as 0



		\neg
	- -	
	Programmer:	
Application:	Date:	

RXEN Description **UARTB** 0 Receiver disabled UCR1B 1 Receiver enabled **UART B Control Register 1** Description **IREN** Address = \$0020_D080 Reset = \$0000 0 Infrared interface (IrDA) disabled Read/Write 1 Infrared interface (IrDA) enabled **RRDYIE** Description **TXEIE** Description Interrupt disabled 0 0 Interrupt disabled Receiver Ready Interrupt enabled 1 Transmitter Empty Interrupt enabled RXFL[0:1] Description RTSDIE Description Interrupt if RX FIFO contains ≥ n characters RTS interrupt disabled 1 or more characters RTS interrupt enabled 1 01 4 or more characters **SNDBRK** Description 10 8 or more characters 0 (Bit is cleared) 11 14 or more characters Send continuous BREAK **TXEN** Description RXTO[1:0] Description Transmitter disabled 0 Receive time-out after n 1x clocks Transmitter enabled Time-out disabled 00 24 1x clocks 01 **TRDYIE** Description 10 48 1x clocks Interrupt disabled 11 96 1x clocks 1 Transmitter Ready Interrupt enabled **DOZE** Description TXFL[0:] Description 0 UART enabled during DOZE mode Interrupt if TX FIFO has ≥ n empty slots UART disabled during DOZE mode 00 1 or more slot 01 4 or more slots **UEN** Description 10 8 or more slots 0 **UART** disabled 11 14 or more slots 1 UART enabled 13 12 11 10 TXFL0 TRDYIE TXEN RXFL1 RXFL0 RRDYIE RXEN IREN TXEIE RTSDIE SNDBRK RXTO1 RXTO0 DOZE UEN * = Reserved, Program as 0



										riogra	aiiiiiel	:		
		4R	ГР					Г	PREN	1		escripti	ion	
	U/	7/7	ıD						0	Parity (1011	
	1.17	פ חי	Ь					-	1	Parity 6				
	U	CR2	В					L						
U	ART B C			2					PROE		D	escript	ion	
		s = \$0020_ set = \$000							0	Even p	arity			
		ead/Write							1	Odd pa	arity			
CTCD		Danasi							STPB		D	escript	ion	
CTSD 0	CTS nin	Descri is inactive			_		_		0	1 Stop			•	
1		is mactive is active (I							1	2 Stop				
	C 1 G pin	is active (i	OW)					_		<u> </u>				
CTSC		Descri	ption						CHSZ		D	escript	ion	
0	CTS pin	controlled		D		-,	Шг		0	7-bit ch				
1		controlled						L	1	8-bit ch	naracte	rs		
	•							T _e	CLKSRC		D	escript	ion	
IRTS		Descri	ption					F	0			rated from		bit
0	Transmit asserted	only wher	n RTS p	in is		,				clock g	enerat	or		
1		is ignored							1	Bit cloc (input)	ck deriv	ed from	IRQ7/L)TR p
	<u> </u>									ı				
] [_							
15	14 13		11	10	9	8 LDDEN	7	6	5	4	3	2	1	0
	RTS CTS	C CTSD	*	*	*	PREN	PROE	STPB	CHSZ	CLKSRC		*	*	*
0			0	0	0						0	0	0	0
													0	
	ΙID	RGF	OD											
										. 5: :	L D'			
UART	B Bit Ra	te Gener s = \$0020_		egister	r		_		0.00	k Divid		: s for bit c	lock	
	Res	set = \$000										r = CD[0		
	R	ead/Write							<u> </u>					
15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	* *	*	CD11	CD10	CD9	CD8	CD7	CD6	CD5	CD4	CD3	CD2	CD1	CD
	1	1		1	1	1			1					1



										Progra	ammer	:		
								RTSS			Descri	intion		
	UA	R1	^T B					0	RTS pin	is high		•		
								1	RTS pin			,		
	US	RE	3				_	TRDY	<u> </u>		Descri	intion		
	UART B Sta							0	Number	of emp		•	s < TXF	1 [0.
	Address =	\$0020_	D086					1	Number					
		= \$A000 d Only)								,			•
								RRDY			Descri	•		
TXE		Descri	otion					0	Number					
0	Unsent tran	smit dat	а					1	Number	of full F	X FIFO	slots ≥	RXFL[0):1]
1	All transmit	data ha	s been	sent				RTSD			Descri	intion		
								0	RTS pin	has no		•	<u> </u>	
								1	RTS pin					
						¹		<u> </u>	itto piii	1140 011	angou o			
15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	
TXE	RTSS TRDY	*	*	*	RRDY	*	*	*	RTSD	*	*	*	*	
		0	0	0		0	0	0		0	0	0	0	<u> </u>
	IJT	SE	3				NO	FF. Th:			l			
								ie: ini	is register					
	UART B T						not		ntended fo	1 450 4				
	UART B T Address = Reset	\$0020_ = \$0000	D088				not		LOOP	l use u	De	escript	ion	
	UART B T Address = Reset	\$0020_	D088				not				D o		ion	
FRCPF	UART B T Address = Reset Read	\$0020_ = \$0000 d/Write	D088)				not		LOOP	Norma	l operat	ion	ion o transn	nitte
FRCPE	UART B T Address = Reset Read	\$0020_ = \$0000 d/Write	D088) cription		rated -	_	not		LOOP 0	Norma	l operat	ion		nitte
0	UART B T Address = Reset Read RR No intenti	\$0020_ = \$0000 d/Write Desc onal par	D088) criptionity erro	rs gene			not		LOOP 0	Norma	l operat er conn	ion	o transn	nitte
	UART B T Address = Reset Read	\$0020_ = \$0000 d/Write Desc onal par	D088) criptionity erro	rs gene			not		0 1	Norma Receiv	l operat er conn	cion ected to	o transn	nitte
0	UART B T Address = Reset Read RR No intenti	\$0020_ = \$0000 d/Write Desc onal par	D088) criptionity erro	rs gene			not		LOOP 0 1	Norma Receiv	Do I IR ope	ected to	o transn	nitte
0	UART B T Address = Reset Read RR No intenti	\$0020_ = \$0000 d/Write Desc onal par	D088) criptionity erro	rs gene			not		1 LOOPIR 0	Norma Receiv	Do I IR ope	ected to	o transn	nitte
0	UART B T Address = Reset Read RR No intenti	\$0020_ = \$0000 d/Write Desc onal par	D088) criptionity erro	rs gene		8	7		1 LOOPIR 0	Norma Receiv	Do I IR ope	ected to	o transn	
0	WART B T. Address = Reset Read RR No intenti Intentiona	\$0020_ = \$0000 d/Write Pesconal parall parity of	D088) criptior ity erro error ge	rs gene	9	8 *		ii	LOOP 1 LOOPIR 0 1	Norma Receiv Norma IR Rec	De ceiver conitter	escript eration	o transn ion ed to IR	nitte
0 1	WART B T. Address = Reset Read RR No intenti Intentiona	\$0020_ = \$0000 d/Write Pesconal parall parity of	D088) criptior ity erro error ge	rs gene enerated	9	1	7	6	LOOPIR 0 1	Norma Receiv Norma IR Rec transm	Do I IR operative control of the con	escript eration	ion	






lication:								ammer			
UART	В										
UPCRB	•					UPCn		D	escript	ion	
						0		GPIO pi			
UART B Port Control R Address = \$0020_D0						1	Pin is	UART p	in		
Reset = \$0000 Read/Write]	
15 14 13 12	11 10	9	8	7	6	5	4	3	2	<u> </u> 1	0
* * * *	* *	*	*	*	*	*	*	UPC3	UPC2	UPC1	UPC0
0 0 0 0	0 0	0	0	0	0	0	0				
\$0	9	0				\$0					
Address = \$0020_D06 Reset = \$0000 Read/Write											
	11 10	9	8	7	6	5	4	UDD3	2 UDD2	1 UDD1	UDD0
		0	0	0	0	0	0	ODDS	ODDZ	ODDI	ODDO
\$0		50	0	0	0	\$0	U				
UPDRE UART B Port Data Re Address = \$0020_D00 Reset = \$000u Read/Write	gister						Ро	rt Data	Bits	1	
15 14 13 12	11 10	9	8	7	6	5	4	3	2	1	0
	* *	*	*	*	*	*	*	UPD3	UPD2	UPD1	UPD0
0 0 0 0	0 0	0	0	0	0	0	0				
\$0		0				\$0					
		* = Re	served	Progra	m as ()					





Application:	Date:
	Programmer:






lication: _										Date:		
-										Progra	ammer:	
	•	SCF)						SCDPE		Description	
									0	SIMDA	ATA pin disabled	
	90	CAC	P					-	1	-	ATA pin disabled	
								L				
Smart C	ard Activ	/ation C s = \$0020		Registe	r				SCPE		Description	
		s = \$0020 set = $$000$					lr		0	PWR_	EN pin disabled	
	R	ead/Write)					L	1	PWR_	EN pin enabled	
SCRS	T	Descr	iption					Г	APDE		Description	
0	SIMRESI		-						0	Auto p	power-down disabled	
1	SIMRESI			t				-	1	1	oower-down enabled	
	.1							L				_
SCCLK		Descr										
0	SIMCLK											
1	SIMCLK	pin enabl	ed									
15	14 13	12	11	10	9	8	7	6	5	4	3 2 1	0
*	* *	*	*	*	*	*	*	*	*	SCCLK	SCRS SCDPE SCPE A	PDE
0	0 0	0	0	0	0	0	0	0	0			
	\$0			\$()							
								Ī	SCFFIE		Description	
	00								0	Interru	ıpt disabled	
	SC	PIE	:R						1	Enable	e interrupt for receive FIFO) fu
SCF	P Interru	pt Enable = \$0020		ster				ſ	SCRRIE		Description	
		s = \$0020 set = \$000							0	Interru	ıpt disabled	
	R	ead/Write							1	Enable	e interrupt for receive erro	r
SCFNIE		Descr	iption					Γ	SCSCIE		Description	
0	Interrupt	disabled							0	Interru	ıpt disabled	
1	Enable in	terrupt fo	r data re	eception					1	Enable	e interrupt for card sense e	
SCTCIE		Descr	iption									
0	Interrupt	disabled										
	Enable in complete	terrupt fo	r transm	ission								
1			11	10	9	8	7	6	5	4	3 2 1	0
	14 13	12								007015		
	14 13	12	*	*	*	*	*	*	*	SCICIE	SCFNIE SCFFIE SCRRIE SC	SCI
15	1		1	* 0	* 0		0	*	* 0	SCICIE	SCFNIE SCFFIE SCRRIE SC	SCI _





:
rammer:



Motorola



Date: _ Application: _ Programmer: __ **SCP SCPDR SCP Data Bits SCP Data Register** Address = \$0020_B008 Reset = \$00uu Read/Write 8 3 0 15 13 12 11 10 SCPD7 SCPD6 SCPD5 SCPD4 SCPD3 SCPD2 SCPD1 SCPD0 0 0 0 0 0 \$0 \$0 **SMEN** Description 0 Pins function as GPIO 1 Pins function as SCP **SCPPCR SCP Port Control Register** Address = \$0020_B00A **SCPDDn** Description Reset = \$00uu Pin is an input when configured as GPIO Read/Write Pin is an output when configured as GPIO **Port Data Bits** ٦٢ ₄ 10 15 13 12 11 SMEN SCPDD4SCPDD3SCPDD2SCPDD1SCPDD0SCPPD4SCPPD3SCPPD2SCPPD1SCPPD0

0

0

0

0

0





Application:	Date:
-	Programmer:

KP


KPCR

Keypad Port Control Register

Address = \$0020_A000 Reset = \$0000 Read/Write

KCOn	Description
0	Column strobe output n is totem-pole drive
1	Column strobe output n is open-drain

KREn	Description
0	Row n is not included in key press detect
1	Row n is included in key press detect



KPSR

Keypad Status Register

Address = \$0020_A002 Reset = \$0000 Read/Write

KPKD Description							
0	No keypad press detected						
1	Keypad press detected						

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	KPKD
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	\$	0			\$0				\$	0					
* - Penaryad Program as 0															




licatior	n:					Date:									
											Progra	ammer	:		
		K	(P							KCDDn		D	escripti	on	
										0			n pin is		
										1	Colum	n strobe	n pin is	s an out	put
		KD)DF	?											
K		Data D			ister				_						
Reset = \$0000										KRDDn	_		escripti	on	
Read/Write										0	Row n		n input n outpu	+	
									L	'	IXOW II	piii is a	Ποαιρα		
			Ī									1			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
KCDD7	KCDD6	KCDD5	KCDD4	KCDD3	KCDD2	KCDD1	KCDD0	KRDD7	KRDD	06 KRDD5	KRDD4	KRDD3	KRDD2	KRDD1	KRD
		ΚP	DF	5							Colu	ımn Da	ata Bits		
		/pad D													
	Kev														
		dress =									Ro	w Data	a Bits		
		dress = Reset	\$0020_ = \$000 d/Write												
		dress = Reset	= \$000												
		dress = Reset	= \$000									1			
		dress = Reset	= \$000]			
15 KCD7		dress = Reset	= \$000		10	9	8	7	6	5	4	3	2	1	0





Application: _	Date:
_	Programmer:





											Progr	ammer	:		
		S	AF)											
	2	AF	CN	JT											
S		mer C			ter						SAF	P Time	r Coun	nt	
		ddress Reset		FB4											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
s	AP Ti	mer Mo address Reset	odulus	Regis	ster						SAP	Timer I	Moduli	us	
			d/Write												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										1	l			1	l
		· ^ _	<u> </u>	7				ı							
		AP							Г	1471 4	1411.0				
		Contr ddress	= X:\$FI	FB6	1				-	WL1	WL0	8 bits p		ription	
			= \$000 d/Write	0						0	1		per wor		
PSR				ntion						1	0	16 bits	per wor	ď	
0	No.	orescale	Descri	puon						1	1	(Reserv	ved)		
1		scale ap													
											Fram	e Rate	Divid	er	
	Pr	escale	woau	ius											
15	14	13	12	11	10	9	8	l ₇	6		П ₄	3	2	1	0
PM7	PM6	PM5	PM4	PM3	PM2	PM1	PM0	PSR	WL1	WL0		DC3	DC2	DC1	DC





TLIE Description SAP 0 Disable interrupt 1 Enable interrupt for last transmit time **SAPCRB SAP Control Register B** Description RIE Address = X:\$FFB7 Reset = \$0000 0 Disable interrupt Read/Write Enable interrupt when a word is received **RLIE** Description TIE Description 0 Transmit Interrupt disabled 0 Disable interrupt Enable interrupt for last receive time 1 Transmit Interrupt enabled RE Description 0 Receiver disabled TEIE Description 1 Receiver enabled 0 Disable interrupt Enable interrupt for transmit error Description ΤE 0 Transmitter disabled Transmitter enabled REIE Description Disable interrupt 0 TCE Description Enable interrupt for receive error 0 Timer disabled Enable SAP timer **Serial Output Flags** 1 0 15 3 2 13 12 11 10 REIE TEIE RLIE TLIE RIE TIE RE TE OF1 OF0 0 0 0 0 0 * = Reserved, Program as 0




									Progra	mmer:	
		SAP					i	СКР		Descript	ion
	SA	APCRC			_			0	Transm Receive (default	it – bit clock ri e – bit clock fa	sina edae
	SAP C	Control Register C dress = X:\$FFB8 Reset = \$0000						1	Transm	it – bit clock fa e – bit clock ris	alling edge sing edge
	ľ	Read/Write						SCKD		Descript	ion
	1		_					0	Externa	I clock source	
SHFD		Description	_					1	-	clock source	
0		shifted out MSB first	_								
1	Data	shifted out LSB first						SCD2		Descript	ion
BRM	1	Description	\neg					0	SCD2 p	oin is input	
0	SAP	clock source is DSP_CLK						1	SCD2 p	oin is output	
1	_	clock source is BRM_CLK									
								SCD1	2021	Descript	ion
FSL1	FSL0	Description						0		oin is input	
0	0	WL bit clock for both TX and RX						1	SCD1 р	oin is output	
0	1	1-bit clock for TX	_					SCD0		Descript	ion
ŭ	•	WL bit clock for RX						0	SCD0 p	oin is input	
1	0	1-bit clock for both TX and	₹X					1		oin is output	
1	1	WL bit clock for TX 1-bit clock for RX									
		T DR GIOGRAPITO						MOD		Descript	ion
FSR		Description						0	Normal	mode	
0		e sync occurs with first bit of nt frame						1	Network	c mode	
1		e sync occurs with last bit of						SYN		Descript	ion
	previo	ous frame	_					0	Asynch	ronous mode	
FSP		Description						1	Synchro	onous mode	
0	Positi	ve frame sync	٦, ۱								
1	Nega	tive frame sync	$\exists \Box$			[]] [
				٦							
15	14	13 12 11 10	9	8		7	6	5	4	3 2	1





Application:	Date:
-	Programmer:







ation:											rogram				
	,	SA	P												
	S	AP	'RΧ	<											
	SAP R	ddress	• Data = X:\$FF = \$uuu	FBA	er						SAP	Recei	ve Dat	a	
			d Only	u											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	T
NOTE:	Rec	eive dat	a occup	pies bits	15–8.										
NOTE					15–8.										
	Sz P Trans Addr Re	eive dat AP smit De ess = Xeset = \$ Write Oe	TX ata Re :\$FFBC	gister	15–8.						SAP	Trans	mit Da	ta	
	Sz P Trans Addr Re	AP smit Da ess = X: eset = \$	TX ata Re :\$FFBC	gister	15-8.	9	8	7	6	5	SAP	Trans	mit Da	ta 1	
SAI	Sz P Trans Addr Re	Smit Doess = X eset = \$ Write Or	TX ata Re :\$FFBC uuuu nly	gister		9	8	7	6	5					
SAI	Sz P Trans Addr Re	Smit Doess = X eset = \$ Write Or	TX ata Re :\$FFBC uuuu nly	gister		9	8	7	6	5					
SAI	Sir Trans Addr Re	Smit Doess = X eset = \$ Write Or	TX ata Re :\$FFBC uuuu nly 12	gister 11	10	9	8	7	6	5					
SAI	Sir Trans Addr Re	smit Doess = X: eset = \$ Write Or 13	TX ata Re :\$FFBC uuuu nly 12	gister 11	10	9	8	7	6	5					
SAI	Sir Trans Addr Re	smit Doess = X: eset = \$ Write Or 13	TX ata Re :\$FFBC uuuu nly 12	gister 11	10	9	8	7	6	5					




pplication:		Date:
		Programmer:
SAPPC SAPPORT Data Re Address = X:\$FF Reset = \$00ut Read/Write	PR gister BD	Port Data Bits
15 14 13 12	11 10 9 8	7 6 5 4 3 2 1 0 * * SAPPD5 SAPPD4 SAPPD3 SAPPD2 SAPPD1 SAPPD0 0 0
SAPPC SAP Port Control R Address = X:\$FF Reset = \$0000 Read/Write	legister BF	PEN Description 0 Port pins are tri-stated 1 Port pins enabled SAPPCn Description 0 Pin configured as GPIO 1 Pin configured as SAP
15 14 13 12	11 10 9 8	7 6 5 4 3 2 1 0 PEN * SAPPC5 SAPPC4 SAPPC3 SAPPC2 SAPPC1 SAPPC0 (STDA) (SCKA) (SC2A) (SC1A) (SC0A)
SAPDC SAP Data Direction Address = X:\$FF Reset = \$0000 Read/Write	Register BE	SAPDDn Description 0 Pin is input 1 Pin is output
15 14 13 12	11 10 9 8 *	7 6 5 4 3 2 1 0 * * SAPDD5SAPDD4SAPDD3SAPDD2SAPDD1SAPDD0 0 0
\$0	\$0 * = Reserved	



ication:												rammei	r:		
		В	BF)											
	R	RD	R۱	/ID											
BBP Re					Pogic	tor					eceive	Count	or Moo	lulus	
א יוםכ		ddress. Reset	= X:\$FI = \$000	-A4	ivedis	iei					eceive	Count	ei Moc	iuius	
15	14	Rea	d/Write 12	11	10	9	8	7	6	5	4	3	2	1	0
	В	BP	MT	1R											
BP Tr				odulus	Regis	ter				T	ransmi	t Coun	ter Mo	dulus	
		ddress	= X:\$FI = \$000	FA5											
			d/Write	O											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	В	BP	CF	RA											
				ister A						WL1	WL0		Desci	ription	
	A		= X:\$FI = \$000							0	0	8 bits p	er word		
			d/Write							0	1	1	per wor		
PSR			Descri	ption						1	0	+	per wor	d	
0	Nop	rescale)	-					L	1	1	(Reser	vea)		
1	Pres	cale ap	plied								Eran	ne Rate	Divid		
			Modu	lua							I I ali	ie ivaie	Divide	- 1	
	FI	escale	Wodu	ius											
15	14	13	12	11	10	9	8	1 1 ₇	6	5	7 F 4	3	2	1	0
PM7	PM6	PM5	PM4	PM3	PM2	PM1	PM0	PSR	WL1			DC3	DC2	DC1	DC
				1				1				1			



Application:	Date:
	Programmer:






BBP BBPCRC BBP Control Register C Address = X:SFFA8 Reset = \$0000 Read/Write SCRD Description 0 External clock source SCRD Description 0 External clock source 1 Internal clock source	ation: _									Date:				
BBP BBPCRC BBP Control Register C Address = X:\$FFA8 Reset = \$0000 Read/Write SCKD Description 0 External clock source 1 Internal clock source SCD2 Description 0 Data shifted out MSB first 1 Data shifted out LSB first SCD1 Description 0 WL bit clock for both TX and RX 1 1-bit clock for TX WL bit clock for TX 1-bit clock for RX MOD Description 0 Frame sync occurs with first bit of current frame 1 Frame sync occurs with last bit of previous frame FSP Description 0 Rock fallin Receive – bit clock for ising the Receive – bit clock for source SCKD Description 0 SCD2 pin is input 1 SCD1 pin is output SCD1 Description 0 SCD1 pin is input 1 SCD0 pin is output 1 SCD0 pin is output Normal mode 1 Network mode SYN Description 0 Asynchronous mode 1 Synchronous mode 1 Synchronous mode	-									Progra	ammer	:		
BBPCRC BBP Control Register C Address = X:SFFAB Reset = \$0000 Read/Write Description Data shifted out MSB first Data shifted out LSB first Description WL bit clock for both TX and RX 1									СКР		D	escripti	ion	
BBP Control Register C Address = X:\$FFA8 Reset = \$0000 Read/Write SCKD Description 0 Data shifted out MSB first 1 Data shifted out LSB first SCD1 Description 0 SCD2 pin is input 1 SCD2 pin is output SCD1 Description 0 SCD1 pin is input 1 SCD1 pin is output SCD1 Description 0 SCD1 pin is output SCD1 Description 0 SCD1 pin is output SCD0 Description 0 SCD1 pin is output SCD0 Description 1 SCD0 pin is input 1 SCD0 pin is input 1 SCD0 pin is output MOD Description 0 Normal mode 1 Network mode SYN Description 0 Asynchronous mode 1 Synchronous mode 1 Synchronous mode 1 Synchronous mode			BBP						0	Receiv	/e – bit (clock ris	sing edg lling edg	je e
Address = X:\$FFA8 Reset = \$0000 Read/Write Description O Data shifted out MSB first O Data shifted out LSB first SCD1 Description O SCD2 pin is input SCD1 Description O SCD1 pin is output SCD1 Description O SCD1 pin is input SCD1 pin is input SCD1 pin is output SCD1 pin is input SCD1 pin is output SCD0 pin is output SCD0 pin is input SCD0 pin is input SCD0 pin is input SCD0 pin is output		BE	BPCRC						1	Transr Receiv	nit – bit /e – bit (clock fa clock ris	Illing edg	ge e
Address = X:\$FFA8 Reset = \$0000 Read/Write Description	E							Γ	SCKD		D	escrinti	ion	
Read/Write 1 Internal clock source SCD2 Description 0 SCD2 pin is input 1 SCD2 pin is output SCD1 Description 0 SCD1 pin is input 1 SCD1 pin is output 1 SCD0 pin is input 1 SCD0 pin is input 1 SCD0 pin is input 1 SCD0 pin is output			·			_		_		Extern				
SHFD Description 0 Data shifted out MSB first 1 Data shifted out LSB first 1 Data shifted out LSB first SCD1 Description 0 SCD2 pin is output SCD1 Description 0 SCD1 pin is input 1 SCD1 pin is input 1 SCD1 pin is output 1 SCD1 pin is output SCD1 Description 0 SCD1 pin is input 1 SCD1 pin is output 1 SCD1 pin is output 1 SCD1 pin is output SCD0 Description 0 SCD0 pin is input 1 SCD0 pin is input 1 SCD0 pin is output MOD Description 0 Normal mode 1 Network mode SYN Description 0 Asynchronous mode 1 Synchronous mode 1 Synchronous mode 1 Synchronous mode								-		<u> </u>				
SHFD Description 0 Data shifted out MSB first 1 Data shifted out LSB first 1 Data shifted out LSB first SCD1 Description 0 SCD2 pin is output SCD1 Description 0 SCD1 pin is input 1 SCD1 pin is input 1 SCD1 pin is output 1 SCD1 pin is output SCD1 Description 0 SCD1 pin is input 1 SCD1 pin is output 1 SCD1 pin is output 1 SCD1 pin is output SCD0 Description 0 SCD0 pin is input 1 SCD0 pin is input 1 SCD0 pin is output MOD Description 0 Normal mode 1 Network mode SYN Description 0 Asynchronous mode 1 Synchronous mode 1 Synchronous mode 1 Synchronous mode								Г		1				
0 Data shifted out MSB first 1 Data shifted out LSB first SCD1 Description 0 SCD1 pin is output 1 SCD2 pin is output SCD1 Description 0 SCD1 pin is input 1 SCD1 pin is output 1 SCD1 pin is output SCD1 pin is output 1 SCD1 pin is output 1 SCD1 pin is output SCD0 Description 0 SCD0 pin is input 1 SCD0 pin is input 1 SCD0 pin is output 1 SCD0 pin is output MOD Description 0 Normal mode 1 Network mode SYN Description 0 Asynchronous mode 1 Synchronous mode 1 Synchronous mode	01155	l	D. a sada da a	\neg				_		0000		•	on	
The state of the s		Doto	· · · · · · · · · · · · · · · · · · ·	_				_		+				
FSL1 FSL0 Description 0 WL bit clock for both TX and RX 0 1 1-bit clock for RX 1 0 1-bit clock for both TX and RX 1 1 WL bit clock for TX 1-bit clock for BX 1 1 WL bit clock for TX 1-bit clock for RX 1 Network mode FSR Description 0 Frame sync occurs with first bit of current frame 1 Frame sync occurs with last bit of previous frame FSP Description 0 Positive frame sync									1	SCD2	pin is o	utput		
0 0 WL bit clock for both TX and RX 0 1 1-bit clock for RX 1 0 1-bit clock for BX 1 0 1-bit clock for both TX and RX 1 1 WL bit clock for TX 1-bit clock for TX 1-bit clock for TX 1-bit clock for RX MOD Description 0 Normal mode 1 Network mode 1 SYN Description 0 Asynchronous mode 1 Synchronous mode 1 Synchronous mode		Dala S	silited out LSB ilist	_					SCD1		D	escripti	ion	
and RX 1 1-bit clock for TX WL bit clock for RX 1 0 1-bit clock for both TX and RX 1 1 WL bit clock for TX 1-bit clock for RX MOD Description FSR Description Frame sync occurs with first bit of current frame 1 Frame sync occurs with last bit of previous frame FSP Description O Positive frame sync	SL1	FSL0	Description	7				-	0	SCD1	pin is in	put		
SCD0 Description 1 1-bit clock for TX WL bit clock for BX 1 0 1-bit clock for both TX and RX 1 1 WL bit clock for TX 1-bit clock for RX MOD Description 0 Normal mode 1 Network mode SYN Description 0 Asynchronous mode 1 Synchronous mode 1 Synchronous mode	0	0		7					1	SCD1	pin is o	utput		
WL bit clock for RX 1	0	1		_				Γ	SCD0		D.	ocorinti	ion	
1					1					SCDO		•	011	
FSR Description O Frame sync occurs with first bit of current frame Trame sync occurs with last bit of previous frame FSP Description O Positive frame sync O Positive frame sync	1	0	1-bit clock for both TX and R	X				_		+				
FSR Description 0 Frame sync occurs with first bit of current frame 1 Frame sync occurs with last bit of previous frame FSP Description 0 Normal mode 1 Network mode SYN Description 0 Asynchronous mode 1 Synchronous mode 1 Synchronous mode	1	1						L	•	0020	PII 10 0	atput		
0 Frame sync occurs with first bit of current frame 1 Frame sync occurs with last bit of previous frame SYN Description 0 Asynchronous mode 1 Synchronous mode									MOD		D	escripti	ion	
1 Frame sync occurs with last bit of previous frame SYN Description O Asynchronous mode 1 Synchronous mode 1 Synchronous mode	FSR		Description	7					0	Norma	ıl mode			
previous frame O Asynchronous mode 1 Synchronous mode O Positive frame sync	0	Frame curren	e sync occurs with first bit of at trame						1	Netwo	rk mode)		
FSP Description 0 Positive frame sync	1						$ \ \ $		SYN		D	escripti	ion	
0 Positive frame sync		bieno	us manne	_					0	Async	hronous	mode		
0 Positive frame sync	FSP		Description	$\exists \mid \mid$					1	Synch	ronous	mode		
1 Negative frame sync	0	Positiv		-										
	1	Negat	ive frame sync											
				_			Ľ							
15 14 13 12 11 10 9 8 7 6 5 4 3 2 FSP FSR FSL1 FSL0 * * * * SHFD CKP SCKD SCD2 SCD1 SCD0 1				9	8								1 MOD	S



Date:
Programmer:







											ate: rogram				
		BE	BP												
	В	BP	RX												
	BBP R A	ddress Reset	• Data l = X:\$FF = \$uuu d Only	AA	er						ВВР	Recei	ve Dat	a	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	T
NOTE:	Rece	ive data	ı occupi	es bits	15–8.										
	Bl	BP	TX		15–8.						ВВР	Trans	mit Da	ıta	
	Bl P Trans Addre Re	BP'	TX ata Re	gister	15–8.					-	ВВР	Trans	mit Da	ıta	
	Bl P Trans Addre Re	BP' smit Dess = Xeres = \$1	TX ata Re	gister	15-8.	9	8	7	6	5	BBP	Trans	mit Da	1	
ВВ	P Trans Addre Re	BP'smit Dess = X:eset = \$Write Or	TX ata Re \$FFAC uuuu nly	gister 11	10	9	8	7	6	5					



plication:											Date:				
											Progra	ammer	:		
		В	BF)											
	В	BP	PC	R								1.5.1	D''		
			oata Re								Ро	rt Data	Bits		
		ldress Reset	= X:\$FF = \$00u	AD									1		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	*	*	BBPPD5					
0	0	0	0	0	0	0	0	0	0						
	\$0				\$	50									
									ſ	PEN		D	escripti	on	
										0	Port pi		tri-stated		
									•	1	Port pi	ns enat	oled		
	B	ΒP	PC	ìR					г						
			ontrol F		ar				-	BBPPCn			escripti		
•		ddress	= X:\$FF	AF	-1				-	0			d as GPI d as BBF		
			= \$0000 d/Write	0					Ĺ	'	1 111 001	iligurec	as DDI		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	PEN	*	BBPPC5 (STDB)	BBPPC4 (SRDB)	BBPPC3 (SCKB)	BBPPC2 (SC2B)	BBPPC [*] (SC1B)	BBPPC (SC0B
0	0	0	0	0	0	0	0		0						
	\$0				3	50									
		D D													
	В	BP	DD)K					ſ	BBPDDn		D	escripti	on	
В			ection = X:\$FF		ter				•	0	Pin is i	nput			
	Ac	Reset	= \$0000							1	Pin is	output			
		Read	d/Write										1		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
*	*	*	*	*	*	*	*	*	*	BBPDD5					
0	0	0	0	0	0	0	0	0	0						
	\$0				\$	50									
						* = Re	eserved	, Progra	m as	0					



															
										- ·	- Togran	or. <u>-</u>			
	Address = X:\$FFDA Reset = \$0000 Read/Write 14														
	DPD T	ime-o dress = Reset =	ut Regi X:\$FFD \$0000							_	DF	PD Tim	e-out \	Value	
15 * 0	* 0	13 * 0	12	*	* 0	* 0	*					3 DTOR3	2 DTOR2	1 DTOR1	
	DPD			DF	PD Buf	fer Siz	e								
15	14			11	10	9	8	7	6	5	4	3	2	1	
D	PD W	ord Co	unt Re	gister							DF	PD Wor	rd Cou	nt	
	DPD DTOR DPD Time-out Register Address = X:\$FFDA Reset = \$0000 Read/Write No. No														
						_	Q	7	6	5	4	3	2		
15	14		12	11	10	9								1	T
15	14		12	11	10	9								1	





on:									_	Pro				
		DF	ď											
	DPD Add	Addre	ss Poi X:\$FFD	nter						_	DP	D Ado	lress P	oin
		Reset = Read	Only											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	
DI	PD Bas	OB,	ress R	Registe	er									
DI	PD Bas		ress R X:\$FFD \$0000	Registe	er						DP	PD Bas	se Addı	ress
	PD Bas Add F	se Add dress = Reset = Read/\	ress R X:\$FFD \$0000 Write	Registe E	10 10	9	8	7	6	5				
	PD Bas Add F	se Add dress = Reset = Read/\	ress R X:\$FFD \$0000 Write	Registe E		9	8	7	6	5				



Application:	Date:
	Programmer:

DPD

DPDCR

DPD Control Register

Address = X:\$FFDF Reset = \$0000 Read/Write

TCIE	Description
0	Terminal Count interrupt disabled
1	Terminal Count interrupt enabled

WCIE	Description
0	Word Count interrupt disabled
1	Word Count interrupt enabled

TE	Description
0	DPD transfer enabled
1	DPD transfer disabled

DPE	Description
0	DPD enabled
1	DPD disabled

13

WCIE

11

DAUTO

12

TCIE

DAUTO	Description
0	Automatic mode disabled
1	Automatic mode enabled

PRQ[2:0]	Description
000	BBP receiver triggers DPD transfer
001	BBP transmitter triggers DPD transfer
010	SAP receiver triggers DPD transfer
011	SAP transmiter triggers DPD transfer
1xx	(Reserved)

	PRA[6:0]		D	escripti	ion	
	\$2A		Receive channel	er conne	ects to	
	\$2C	BBP 1 DPD (er conn	ects to		
	\$3A		Receive channel	Registe	er conne	ects to
	\$3C		Fransmi channel	t Regist	er conn	ects to
6	5	4	3	2	1	0
PRA	A6 PRA5	PRA4	PRA3	PRA2	PRA1	PRA0
	•			•	•	•

* = Reserved, Program as 0

8

PRQ1

7

PRQ0

9

PRQ2

10

0

15

DPE

TE



											Progra	mmer:			
		۷I	٩C	•											
	VIAC II	VIE		gister											
	Ad	dress = Reset = Read/\	X:\$FF9 \$uuuu	0							VIA	AC Inp	ut Data	a	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
	VIAC I	Idress ddress = Reset =	Metric Regist X:\$FF9 \$uuuu	c RAM ter 91								Branc Addre	ch Met	ric	
15	VIAC I	Branch Idress Idress = Reset = Write	Metric Regist : X:\$FF9 : \$uuuu Only	c RAM ter 91							RAM	Addre	ess		
15	VIAC I	Branch Idress Idress = Reset =	Metric Regist X:\$FF9 \$uuuu	c RAM ter 91	10	9	8	7	6	5				ric 1	
15	VIAC I	Branch Idress Idress = Reset = Write	Metric Regist : X:\$FF9 : \$uuuu Only	c RAM ter 91		9	8	7	6	5	RAM	Addre	ess		
15	VIAC I	Branch Idress Idress = Reset = Write	Metric Regist : X:\$FF9 : \$uuuu Only	c RAM ter 91		9	8	7	6	5	RAM	Addre	ess		




Application:	 Date:
	 Programmer:

VIAC

VPTR

VIAC Polynomial Tap Register

Address = X:\$FF92 Reset = \$0000 Read/Write



VODR

VIAC Output Data Register

Address = X:\$FF93 Reset = \$uuuu Read Only

VIAC Output Data

J	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0



Application:	Date:
	Programmer:

VIAC VCSR

VIAC Command and Status Register

Address = X:\$FF94 Reset = \$0000 Read Only

IERR	Description
0	No error
1	Input data error

OERR	Description
0	No error
1	Output data error

CMD[3:0] ¹	Description	
0001	RESET VIAC	
0010	STOP VIAC	
0011	EXIT STOP	
0100	START	
0101	WED ENABLE	
0110	WED DISABLE	
0111	START DMA	
1000	STOP DMA	
Others	Reserved	
1 Write: always reads 0		

Write; always reads 0

	STATE1	STATE0	Description
_	0	0	STOP
	0	1	WAIT
	1	0	ACTIVE
	1	1	Reserved

WEDV	Description
0	VWDR data not valid
1	VWDR data valid

WEDE	Description
0	WED function disabled
1	WED function enabled

PCF	Description
0	Trellis procedure in progress
1	Trellis procedure completed

DOR	Description
0	Data output not ready
1	Data output ready

DINF	Description
0	Data input buffer full
1	Data input buffer not full

RESET	Description
0	VIAC not in reset
1	VIAC is in reset

				-											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CMD3	CMD2	CMD1	CMD0	*	*	OERR	IERR	STATE1	STATE0	WEDV	WEDE	PCF	DOR	DINF	RESET
				0	0										





											ammer			
		AC MR												
	V I VIAC Mo							ſ	DMA			escript		
	Address												ion	
		= \$000	0						0		ep mod			
	Rea	d/Write							1	Indepe	endent (I	DMA) n	node	
PCIE		Descri	ption											
0	Processing disabled	comple	te interi	rupt					PMI		De	scripti	on	
1	Processing	comple	te interi	rupt					0	PMRAN procedu		d befor	e trellis	
	enabled								1	PMRAN procedu	/I initializ ure	zed befo	ore trell	is
								L		1				
ERRIE		Descri	ption											
										1				
0	DMA acces	s error i	interrup	t disable	J	<u> </u>			CR		De	scripti	on	
0	DMA acces				_				CR 0	Code ra	De ate = 1/2		on	
	_				_)	on	
	_				_				0		ate = 1/2)	on	
1	_	s error i	interrup		_				0		ate = 1/2)	on	
1 UPE	DMA acces	s error i	interrup		_				0	Code ra	ate = 1/2 ate = 1/3	g or 1/6	on	
1 UPE 0	DMA acces	Descri	ption		_				0 1 CL 0	Code ra	ate = 1/2 ate = 1/3 De	escripti th = 5 (on 16 trelli:	
1 UPE	DMA acces	Descri	ption		_				0 1	Code ra	ate = 1/2 ate = 1/3	escripti th = 5 (on 16 trelli:	
1 UPE 0	DMA acces	Descri	ption		_				0 1 CL 0	Code ra	ate = 1/2 ate = 1/3 De	escripti th = 5 (on 16 trelli:	
1 UPE 0	DMA acces	Descri disabled	ption		_				0 1 CL 0	Code ra	De paint lenguint len	escripti th = 5 (on 16 trelli: 64 trelli:	
1 UPE 0	DMA acces	Descri disabled enabled	ption		_				0 1 CL 0	Constra	De paint lenguint len	escripti th = 5 (th = 7 (on 16 trelli: 64 trelli:	
1 UPE 0 1	DMA acces Unpacking Unpacking	Descri disabled enabled	ption		_				0 1 CL 0 1	Constra Constra Constra	De D	escripti th = 5 (th = 7 (on 16 trelli: 64 trelli:	
1 UPE 0 1	Unpacking Unpacking Unpacking	Descri disabled enabled	ption		_				0 1 CL 0 1	Constra Constra Constra	Detaint length	escripti th = 5 (th = 7 (on 16 trelli: 64 trelli:	
1 UPE 0 1	Unpacking Unpacking Unpacking	Descri disabled enabled	ption		_				0 1 CL 0 1	Constra Constra Constra	Detaint length	escripti th = 5 (th = 7 (on 16 trelli: 64 trelli:	
1 UPE 0 1	Unpacking Unpacking Unpacking	Descri disabled enabled	ption		_				0 1 CL 0 1	Constra Constra Constra	Detaint length	escripti th = 5 (th = 7 (on 16 trelli: 64 trelli:	
1 UPE 0 1	Unpacking Unpacking Unpacking	Descri disabled enabled	ption		_				0 1 CL 0 1	Constra Constra Constra	Detaint length	escripti th = 5 (th = 7 (on 16 trelli: 64 trelli:	
1 UPE 0 1	Unpacking Unpacking Unpacking	Descri disabled enabled	ption		_				0 1 CL 0 1	Constra Constra Constra	Detaint length	escripti th = 5 (th = 7 (on 16 trelli: 64 trelli:	
1 UPE 0 1	Unpacking Unpacking Unpacking	Descri disabled enabled	ption		_		7		0 1 CL 0 1	Constra Constra Constra	Detaint length	escripti th = 5 (th = 7 (on 16 trelli: 64 trelli:	
1 UPE 0 1	Unpacking Unpacking Unpacking 4-bit packin	Descri disabled enabled Descri g	interrup	t enabled		8 ERRIE	7 PCIE	6 DMA	0 1 CL 0 1 EDM 0 1	Constra Constra Equali:	Detaint length	escripti th = 5 (th = 7 (escript	on 16 trelli: 64 trelli:	s state





										_		ammer			
	,	VI	AC	•											
	,	VT	CR) .			Г						1		
V		ellis Co			er			'	/IAC tr	ellis c	ount				
		Reset = Read/	\$uuuu												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0											
VI	I Ac	ndow E Data Re	egiste X:\$FF	r 97	on						VIA	AC WE	D valu	e	
		Reset = Read/													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	1
		/W			ion							WED	rellis s	state	
V	IAC W Tre	indow Ilis Sta ddress : Reset :	te Reç = X:\$Ff = \$uuu	gister F98							VIAC	WEDT			
	IAC W Tre	indow Ilis Sta ddress : Reset : Read	te Reg = X:\$Ff = \$uuu I/Write	gister -98 u											
V 15 *	IAC W Tre	indow Ilis Sta ddress : Reset :	te Reç = X:\$Ff = \$uuu	gister F98	10 *	9 *	8 *	7 *	6 *	5	4	3	2	1	
15	TAC W Tre A	indow Ilis Sta Iddress : Reset : Read	te Reg = X:\$FI = \$uuu I/Write	gister =98 u	10	1	1			5				1	
15	TAC W Tre A	indow Ilis Sta ddress : Reset : Read	te Reg = X:\$FI = \$uuur I/Write	gister =98 u 11	10 *	*	*	*	*	5				1	





		VI	AC	<u>,</u>											
										VI	PM.	AR	Α		
VIA	AC PM	RAM F	IFO Da	nta [21:	:6]				,	Ad	Path Me Regis dress = Reset = Read/	ter A X:\$FF9 \$uuuu			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
V	IAC PN	MRAM	FIFO D)ata [5:	:0]				,	VIAC F	Path Me Regis dress = Reset = Read/	etric A ter B X:\$FF9 \$uuuu	ccess		
15	14	13	12	11	10	l 9	8	7	6	5	4	3	2	1	
						0	0	0	0	0	0	0	0	0	
								I				I			



	,	۷I	4C	<u>,</u>											
,	VIAC D Base A	MA In _i Addres	ss Reg X:\$FF9 \$uuuu	annel ister							/IAC DI Base A			annel	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
	17	13	12		10			,		T		Ι		'	
	VIAC [Curren	OMA In t Addr dress = Reset =	ess Re X:\$FF9 \$uuuu	nannel egister 9C							/IAC D			annel	
	VIAC [Curren	OMA In t Addr dress = Reset =	put Cless Ro	nannel egister 9C										annel	
	VIAC [Curren	OMA In t Addr dress = Reset =	put Cless Rex	nannel egister 9C	10	9	8	7	6					annel	
	VIAC I Curren Ad	DMA In t Addr dress = Reset = Read	put Cl ess Re : X:\$FF9 : \$uuuu Only	nannel egister 9C		9	8	7	6		Current	Addre	ess		





		۷I	4C	•											
V	IAC DI Base	OO MA Out Addres	tput Cl ss Reg	nannel ister							IAC DI			hannel	
	i	Reset = Read/\											<u> </u>		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
,	VIAC D	DO	ıtput C	hanne	ıl					V	IAC DI	MA Ou	tput C	hanne	1
,	VIAC D Currer	ΜΑ Οι	itput C ess Re X:\$FF9	hanne egister E	ıl.						'IAC DI current			hannel	 I
15	VIAC D Currer	MA Ount Address = Reset =	itput C ess Re X:\$FF9	hanne egister E	10 T	9	8	7	6					hannel	I .
	VIAC D Currer Ac	MA Ou nt Addr ddress = Reset = Read	tput Cress Re X:\$FF9 Suuuu Only	hanne egister E		9	8	7	6	C	Gurrent	Addre	ess		



