

APPENDIX D REGISTER SUMMARY

This appendix contains address maps, register diagrams, and bit/field definitions for MC68336 and MC68376 microcontrollers. More detailed information about register function is provided in the appropriate sections of the manual.

Except for central processing unit resources, information is presented in the intermodule bus address order shown in **Table D-1**.

Module	Size (Bytes)	Base Address
SIM	128	\$YFFA00
SRAM	8	\$YFFB40
MRM (MC68376 Only)	32	\$YFF820
QADC	512	\$YFF200
QSM	512	\$YFFC00
CTM4	256	\$YFF400
TPU	512	\$YFFE00
TPURAM	64	\$YFFB00
TouCAN (MC68376 Only)	384	\$YFF080

Table D-1 Module Address Map

Control registers for all the modules in the microcontroller are mapped into a 4-Kbyte block. The state of the module mapping (MM) bit in the SIM configuration register (SIMCR) determines where the control register block is located in the system memory map. When MM = 0, register addresses range from \$7FF000 to \$7FFFFF; when MM = 1, register addresses range from \$FFF000 to \$FFFFFF.

In the module memory maps in this appendix, the "Access" column specifies which registers are accessible when the CPU32 is in supervisor mode only and which registers can be assigned to either supervisor or user mode.

D.1 Central Processor Unit

CPU32 registers are not part of the module address map. **Figure D-1** and **Figure D-2** show a functional representation of CPU32 resources.



D.1.1 CPU32 Register Model


31	16 15	87	0		
				D0	
				D1	
				D2	
				D3	DATA REGISTERS
				D4	
				D5	
				D6	
				D7	
31	16 15		0		
				A0	
				A1	
				A2	
				A3	ADDRESS REGISTERS
				A4	
				A5	
				A6	
31	16 15		0		
				A7 (SSP)	USER STACK POINTER
31			0		
				PC	PROGRAM COUNTER
		7	0		
				CCR	CONDITION CODE REGISTER
					CPU32 USER PROG MODEL

Figure D-1 User Programming Model

For More Information On This Product, Go to: www.freescale.com







CPU32 SUPV PROG MODEL

Figure D-2 Supervisor Programming Model Supplement

D.1.2 Status Register

SR — Status Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
T[1	[0:1	S	0	0		IP[2:0]		0	0	0	Х	Ν	Z	V	С
RESET:															
0	0	1	0	0	1	1	1	0	0	0	U	U	U	U	U

The status register (SR) contains condition codes, an interrupt priority mask, and three control bits. The condition codes are contained in the condition code register (CCR), the lower byte of the SR. (The lower and upper bytes of the status register are also referred to as the user and system bytes, respectively.) In user mode, only the CCR is available. In supervisor mode, software can access the full status register.

T[1:0] — Trace Enable

This field places the processor in one of two tracing modes or disables tracing. Refer to **Table D-2**.

T[1:0]	Response
00	No tracing
01	Trace on change of flow
10	Trace on instruction execution
11	Undefined; reserved

Table D-2 T[1:0] Encoding

S — Supervisor/User State

0 = CPU operates at user privilege level

1 = CPU operates at supervisor privilege level

IP[2:0] — Interrupt Priority Mask

MC68336/376 USER'S MANUAL **REGISTER SUMMARY**

Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



The priority value in this field (0 to 7) is used to mask interrupts.

X — Extend Flag

Used in multiple-precision arithmetic operations. In many instructions, it is set to the same value as the C bit.

N — Negative Flag

Set when the MSB of a result register is set.

Z — Zero Flag

Set when all bits of a result register are zero.

V — Overflow Flag

Set when two's complement overflow occurs as the result of an operation.

C — Carry Flag

Set when a carry or borrow occurs during an arithmetic operation. Also used during shift and rotate instructions to facilitate multiple word operations.

D.2 System Integration Module

Table D-3 shows the SIM address map. The column labeled "Access" indicates the privilege level at which the CPU32 must be operating to access the register. A designation of "S" indicates that supervisor mode is required. A designation of "S/U" indicates that the register can be programmed for either supervisor mode access or unrestricted access.

Access	Address ¹	15 8	7 0					
S	\$YFFA00	SIM Module Configur	ration Register (SIMCR)					
S	\$YFFA02	SIM Test Re	gister (SIMTR)					
S	\$YFFA04	Clock Synthesizer Co	ontrol Register (SYNCR)					
S	\$YFFA06	Not Used	Reset Status Register (RSR)					
S	\$YFFA08	SIM Test Regi	ster E (SIMTRE)					
S	\$YFFA0A	Not	Used					
S	\$YFFA0C	Not	Used					
S	\$YFFA0E	Not Used						
S/U	\$YFFA10	Not Used	Port E Data (PORTE0)					
S/U	\$YFFA12	Not Used	Port E Data (PORTE1)					
S/U	\$YFFA14	Not Used	Port E Data Direction (DDRE)					
S	\$YFFA16	Not Used	Port E Pin Assignment (PEPAR)					
S/U	\$YFFA18	Not Used	Port F Data (PORTF0)					
S/U	\$YFFA1A	Not Used	Port F Data (PORTF1)					
S/U	\$YFFA1C	Not Used	Port F Data Direction (DDRF)					
S	\$YFFA1E	Not Used	Port F Pin Assignment (PFPAR)					
S	\$YFFA20	Not Used	System Protection Control (SYPCR)					
S	\$YFFA22	Periodic Interrupt C	ontrol Register (PICR)					

Table D-3 SIM Address Map

MC68336/376 **USER'S MANUAL**

REGISTER SUMMARY

MOTOROLA

Rev. 15 Oct 2000 For More Information On This Product. Go to: www.freescale.com

D-4







Table D-3 SIM Address Map (Continued)

Access	Address ¹	15 8	7							
S	\$YFFA24	Periodic Interrupt T	iming Register (PITR)							
S	\$YFFA26	Not Used	Software Service (SWSR)							
S	\$YFFA28	Not	Used							
S	\$YFFA2A	Not	Used							
S	\$YFFA2C	Not	Used							
S	\$YFFA2E	Not	Used							
S	\$YFFA30	Test Module Maste	er Shift A (TSTMSRA)							
S	\$YFFA32	Test Module Maste	er Shift B (TSTMSRB)							
S	\$YFFA34	Test Module Sh	Test Module Shift Count (TSTSC)							
S	\$YFFA36	Test Module Repeti	tion Counter (TSTRC)							
S	\$YFFA38	Test Module	Control (CREG)							
S/U	\$YFFA3A	Test Module Di	stributed (DREG)							
	\$YFFA3C	Not	Used							
	\$YFFA3E	Not	Used							
S/U	\$YFFA40	Not Used	Port C Data (PORTC)							
	\$YFFA42	Not	Used							
S	\$YFFA44	Chip-Select Pin As	ssignment (CSPAR0)							
S	\$YFFA46	Chip-Select Pin As	ssignment (CSPAR1)							
S	\$YFFA48	Chip-Select Base	e Boot (CSBARBT)							
S	\$YFFA4A	Chip-Select Option	on Boot (CSORBT)							
S	\$YFFA4C	Chip-Select B	ase 0 (CSBAR0)							
S	\$YFFA4E	Chip-Select O	ption 0 (CSOR0)							
S	\$YFFA50	Chip-Select B	ase 1 (CSBAR1)							
S	\$YFFA52	Chip-Select O	ption 1 (CSOR1)							
S	\$YFFA54	Chip-Select B	ase 2 (CSBAR2)							
S	\$YFFA56	Chip-Select O	ption 2 (CSOR2)							
S	\$YFFA58	Chip-Select B	ase 3 (CSBAR3)							
S	\$YFFA5A	Chip-Select O	ption 3 (CSOR3)							
S	\$YFFA5C	Chip-Select B	ase 4 (CSBAR4)							
S	\$YFFA5E	Chip-Select O	ption 4 (CSOR4)							
S	\$YFFA60	Chip-Select B	ase 5 (CSBAR5)							
S	\$YFFA62	Chip-Select O	ption 5 (CSOR5)							
S	\$YFFA64	Chip-Select B	ase 6 (CSBAR6)							
S	\$YFFA66	Chip-Select O	ption 6 (CSOR6)							
S	\$YFFA68	Chip-Select B	ase 7 (CSBAR7)							
S	\$YFFA6A	Chip-Select O	ption 7 (CSOR7)							
S	\$YFFA6C	Chip-Select B	ase 8 (CSBAR8)							
S	\$YFFA6E	Chip-Select O	ption 8 (CSOR8)							
S	\$YFFA70	Chip-Select B	ase 9 (CSBAR9)							
S	\$YFFA72	Chip-Select O	ption 9 (CSOR9)							
S	\$YFFA74		se 10 (CSBAR10)							
S	\$YFFA76	•	tion 10 (CSOR10)							

MC68336/376 USER'S MANUAL

REGISTER SUMMARY

MOTOROLA

Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com D-5



Access	Address ¹	15	8	7	0					
	\$YFFA78		Not Used							
	\$YFFA7A		Not Used							
	\$YFFA7C		Not Used							
	\$YFFA7E		Not Used							

Table D-3 SIM Address Map (Continued)



\$TFFA00

NOTES:

1. Y = M111, where M is the logic state of the module mapping (MM) bit in the SIMCR.

D.2.1 SIM Configuration Register

SIMCR — SIM Configuration Register

1													•				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	EX- OFF	FRZS W	FRZB M	0	RSVD ¹	0	SHEN	N[1:0]	SUPV	MM	0	0		IARE	8[3:0]		
	RE	SET:															
	0	0	0	0	DATA11	0	0	0	1	1	0	0	1	1	1	1	

NOTES:

1. This bit must be left at zero. Pulling DATA11 high during reset ensures this bit remains zero. A one in this bit could allow the MCU to enter an unsupported operating mode.

SIMCR controls system configuration. SIMCR can be read or written at any time, except for the module mapping (MM) bit, which can only be written once.

EXOFF — External Clock Off

- 0 = The CLKOUT pin is driven during normal operation.
- 1 = The CLKOUT pin is placed in a high-impedance state.
- FRZSW Freeze Software Enable
 - 0 = When FREEZE is asserted, the software watchdog and periodic interrupt timer counters continue to run.
 - 1 = When FREEZE is asserted, the software watchdog and periodic interrupt timer counters are disabled, preventing interrupts during background debug mode.

FRZBM — Freeze Bus Monitor Enable

- 0 = When FREEZE is asserted, the bus monitor continues to operate.
- 1 = When FREEZE is asserted, the bus monitor is disabled.

SHEN[1:0] — Show Cycle Enable

The SHEN field determines how the external bus is driven during internal transfer operations. A show cycle allows internal transfers to be monitored externally.

Table D-4 shows whether show cycle data is driven externally, and whether external bus arbitration can occur. To prevent bus conflict, external peripherals must not be enabled during show cycles.



Table D-4 Show Cycle Enable Bits



SHEN[1:0]	Action
00	Show cycles disabled, external arbitration enabled
01	Show cycles enabled, external arbitration disabled
10	Show cycles enabled, external arbitration enabled
11	Show cycles enabled, external arbitration enabled; internal activity is halted by a bus grant

SUPV — Supervisor/Unrestricted Data Space

The SUPV bit places the SIM global registers in either supervisor or user data space.

- 0 = Registers with access controlled by the SUPV bit are accessible in either supervisor or user mode.
- 1 = Registers with access controlled by the SUPV bit are restricted to supervisor access only.

MM — Module Mapping

- 0 = Internal modules are addressed from \$7FF000 \$7FFFFF.
- 1 = Internal modules are addressed from \$FFF000 \$FFFFFF.

IARB[3:0] — Interrupt Arbitration ID

Each module that can generate interrupts, including the SIM, has an IARB field. Each IARB field can be assigned a value from \$0 to \$F. During an interrupt acknowledge cycle, IARB permits arbitration among simultaneous interrupts of the same priority level. The reset value of the SIM IARB field is \$F. This prevents SIM interrupts from being discarded during system initialization.

D.2.2 System Integration Test Register

SIMTR — System Integration Test Register

\$YFFA02

0

Т

0

1

Used for factory test only.

D.2.3 Clock Synthesizer Control Register

SYNCR — Clock Synthesizer Control Register SYFFA04 2 15 14 13 12 11 10 9 6 5 3 SLOC RSVD STSI STEX

W	Х	Y[5:0]						EDIV	0	0	RSVD ¹	K	1	M	
RES	SET:														
0	0	1	1	1	1	1	1	0	0	0	0	U	0	0	

NOTES:

1. Ensure that initialization software does not change the value of these bits. They should always be zero.

SYNCR determines system clock operating frequency and operation during low-power stop mode. Clock frequency is determined by SYNCR bit settings as follows:



$$f_{sys} = \frac{f_{ref}}{128} [4(Y+1)(2^{(2W+X)})]$$



W — Frequency Control (VCO)

This bit controls a prescaler tap in the synthesizer feedback loop. Setting this bit increases the VCO speed by a factor of four. VCO relock delay is required.

X — Frequency Control (Prescaler)

This bit controls a divide by two prescaler that is not in the synthesizer feedback loop. Setting the bit doubles clock speed without changing the VCO speed. No VCO relock delay is required.

Y[5:0] — Frequency Control (Counter)

The Y field controls the modulus down counter in the synthesizer feedback loop, causing it to divide by a value of Y + 1. VCO relock delay is required.

- EDIV E Clock Divide Rate
 - 0 = ECLK frequency is system clock divided by 8.
 - 1 = ECLK frequency is system clock divided by 16.

ECLK is an external M6800 bus clock available on ADDR23.

SLOCK — Synthesizer Lock Flag

- 0 = VCO is enabled, but has not locked.
- 1 = VCO has locked on the desired frequency or VCO is disabled.

The MCU remains in reset until the synthesizer locks, but SLOCK does not indicate synthesizer lock status until after the user writes to SYNCR.

STSIM — Stop Mode SIM Clock

- 0 = When LPSTOP is executed, the SIM clock is driven from the crystal oscillator and the VCO is turned off to conserve power.
- 1 = When LPSTOP is executed, the SIM clock is driven from the VCO.
- STEXT Stop Mode External Clock
 - 0 = When LPSTOP is executed, the CLKOUT signal is held negated to conserve power.
 - 1 = When LPSTOP is executed and EXOFF | 1 in SIMCR, the CLKOUT signal is driven from the SIM clock, as determined by the state of the STSIM bit.

D.2.4 Reset Status Register

RSR — Reset Status Register \$YFFA									FA07
15	8	7	6	5	4	3	2	1	0
NOT USED		EXT	POW	SW	HLT	0	RSVD	SYS	TST

RSR contains a status bit for each reset source in the MCU. RSR is updated when the MCU comes out of reset. A set bit indicates what type of reset occurred. If multiple sources assert reset signals at the same time, more than one bit in RSR may be set. This register can be read at any time; writes have no effect.

MC68336/376	
USER'S MANUAL	

REGISTER SUMMARY Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com MOTOROLA D-8





EXT — External Reset Reset caused by the RESET pin.

- POW Power-Up Reset Reset caused by the power-up reset circuit.
- SW Software Watchdog Reset Reset caused by the software watchdog circuit.
- HLT Halt Monitor Reset Reset caused by the halt monitor.
- SYS System Reset Reset caused by a RESET instruction.
- TST Test Submodule Reset Reset caused by the test submodule. Used during system test only.

D.2.5 System Integration Test Register (ECLK)

SIMTRE — System Integration Test Register (ECLK)	\$YFFA08
Used for factory test only.	

D.2.6 Port E Data Register

PORTE0 — Port E0 Data Register PORTE1 — Port E1 Data Register								•	FA11 FA13
15	8	7	6	5	4	3	2	1	0
NOT USED		PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
RESET:									
		U	U	U	U	U	U	U	U
_									

PORTE is an internal data latch that can be accessed at two locations. It can be read or written at any time. If a port E I/O pin is configured as an output, the corresponding bit value is driven out on the pin. When a pin is configured as an output, a read of PORTE returns the latched bit value; when a pin is configured as an input, a read returns the pin logic level.

D.2.7 Port E Data Direction Register

DDRE — Port E Data Direction Regis	ster							\$YFF	A15
15	8	7	6	5	4	3	2	1	0
NOT USED		DDE7	DDE6	DDE5	DDE4	DDE3	DDE2	DDE1	DDE0
RESET:									
		0	0	0	0	0	0	0	0

Bits in this register control the direction of the port E pin drivers when pins are configured for I/O. Setting a bit configures the corresponding pin as an output; clearing a bit

MC68336/376 USER'S MANUAL REGISTER SUMMARY Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com





configures the corresponding pin as an input. This register can be read or written at any time.



D.2.8 Port E Pin Assignment Register

PEPAR — Port E Pin Assignment								\$YFF	A17
15	8	7	6	5	4	3	2	1	0
NOT USED		PEPA 7	PEPA 6	PEPA 5	PEPA 4	PEPA 3	PEPA 2	PEPA 1	PEPA 0
RESET:									
		DATA 8							

Bits in this register determine the function of port E pins. Setting a bit assigns the corresponding pin to a bus control signal; clearing a bit assigns the pin to I/O port E. Refer to **Table D-5**.

PEPAR Bit	Port E Signal	Bus Control Signal
PEPA7	PE7	SIZ1
PEPA6	PE6	SIZ0
PEPA5	PE5	AS
PEPA4	PE4	DS
PEPA3	PE3	RMC
PEPA2	PE2	AVEC
PEPA1	PE1	DSACK1
PEPA0	PE0	DSACK0

Table D-5 Port E Pin Assignments

D.2.9 Port F Data Register

PORTF0 — Port F Data Register 0 PORTF1 — Port F Data Register 1								\$YFF \$YFF	
15	8	7	6	5	4	3	2	1	0
NOT USED		PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0
RESET:									
		U	U	U	U	U	U	U	U

PORTF is an internal data latch that can be accessed at two locations. It can be read or written at any time. If a port F I/O pin is configured as an output, the corresponding bit value is driven out on the pin. When a pin is configured as an output, a read of PORTF returns the latched bit value; when a pin is configured as an input, a read returns the pin logic level.



D.2.10 Port F Data Direction Register

DDRF — Port F Data Direction Register							:	\$YFF	A1D
15	8	7	6	5	4	3	2	1	0
NOT USED		DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0
RESET:									<u> </u>
		0	0	0	0	0	0	0	0

Bits in this register control the direction of the port F pin drivers when pins are configured for I/O. Setting a bit configures the corresponding pin as an output; clearing a bit configures the corresponding pin as an input. This register can be read or written at any time.

D.2.11 Port F Pin Assignment Register

PFPAR — Port F Pin Assignment Regis	ter							\$YFF	A1F
15	8	7	6	5	4	3	2	1	0
NOT USED		PFPA 7	PFPA 6	PFPA 5	PFPA 4	PFPA 3	PFPA 2	PFPA 1	PFPA 0
RESET:		DATA 9							

Bits in this register determine the function of port F pins. Setting a bit assigns the corresponding pin to a control signal; clearing a bit assigns the pin to port F. Refer to **Table D-6**.

PFPAR Field	Port F Signal	Alternate Signal
PFPA7	PF7	IRQ7
PFPA6	PF6	IRQ6
PFPA5	PF5	IRQ5
PFPA4	PF4	IRQ4
PFPA3	PF3	IRQ3
PFPA2	PF2	IRQ2
PFPA1	PF1	IRQ1
PFPA0	PF0	MODCLK

Table D-6 Port F Pin Assignments





D.2.12 System Protection Control Register

SYPCR — System Protection				\$`	YFFA	21			
15	8	7	6	5	4	3	2	1	0
NOT USED		SWE	SWP	SWT	[1:0]	HME	BME	BM1	[1:0]
RESET:									
		1	MOD- CLK	0	0	0	0	0	0

SYPCR controls system monitor functions, software watchdog clock prescaling, and bus monitor timing. This register can be written once following power-on or reset.

SWE — Software Watchdog Enable

0 = Software watchdog is disabled.

1 = Software watchdog is enabled.

SWP — Software Watchdog Prescale

This bit controls the value of the software watchdog prescaler.

0 = Software watchdog clock is not prescaled.

1 = Software watchdog clock is prescaled by 512.

The reset value of SWP is the complement of the state of the MODCLK pin during reset.

SWT[1:0] — Software Watchdog Timing

This field selects the divide ration used to establish software watchdog timeout period. Refer to **Table D-7**.

SWP	SWT[1:0]	Watchdog Time-Out Period
0	00	$2^9 \div f_{sys}$
0	01	2 ¹¹ ÷ f _{sys}
0	10	2 ¹³ ÷ f _{sys}
0	11	2 ¹⁵ ÷ f _{sys}
1	00	2 ¹⁸ ÷ f _{sys}
1	01	2 ²⁰ ÷f _{sys}
1	10	2 ²² ÷ f _{sys}
1	11	2 ²⁴ ÷f _{sys}

Table D-7 Software Watchdog Timing Field

HME — Halt Monitor Enable

0 = Halt monitor is disabled.

1 = Halt monitor is enabled.

BME — Bus Monitor External Enable

- 0 = Disable bus monitor for internal to external bus cycle.
- 1 = Enable bus monitor for internal to external bus cycle.

MC68336/376 USER'S MANUAL **REGISTER SUMMARY**

MOTOROLA D-12

Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



BMT[1:0] — Bus Monitor Timing

This field selects the bus monitor time-out period. Refer to Table D-8.



Table D-8 Bus Monitor Time-Out Period

BMT[1:0]	Bus Monitor Time-Out Period
00	64 system clocks
01	32 system clocks
10	16 system clocks
11	8 system clocks

D.2.13 Periodic Interrupt Control Register

PICR — Periodic Interrupt Control Register 15 14 13 12 11 10 9 8 7 6 5 4														\$YFF	A22
									6	5	4	3	2	1	0
0	0	0	0	0	Р	PIRQL[2:0]			PIV[7:0]						
RES	SET:														
0 0 0 0 0 0 0							0	0	0	0	0	1	1	1	1

PICR sets the interrupt level and vector number for the periodic interrupt timer (PIT). Bits [10:0] can be read or written at any time. Bits [15:11] are unimplemented and always read zero.

PIRQL[2:0] — Periodic Interrupt Request Level

This field determines the priority of periodic interrupt requests. A value of %000 disables PIT interrupts.

PIV[7:0] — Periodic Interrupt Vector

This field specifies the periodic interrupt vector number supplied by the SIM when the CPU32 acknowledges an interrupt request.

D.2.14 Periodic Interrupt Timer Register

PITR — Periodic Interrupt Timer Register \$YFFA24 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 PTP PITM[7:0] PITM[7:0] PITM[7:0] RESET: 0 0 0 0 0 PTP 0 0 0 0 0				A2 4												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 PTP PITM[7:0]																
15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 0 0 0 0 0 PTP PITM[7:0] RESET:																
	0	0	0	12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 PTP PITM[7:0] PITM[7:0]												

PITR specifies the prescaling and modulus value for the PIT. This register can be read or written at any time.

PTP — Periodic Timer Prescaler Control

- 0 = Periodic timer clock is not prescaled.
- 1 = Periodic timer clock is prescaled by 512.

PITM[7:0] — Periodic Interrupt Timing Modulus

This field determines the periodic interrupt rate. Use the following expressions to

MC68336/376	REGISTER SUMMARY
USER'S MANUAL	Rev. 15 Oct 2000
	For More Information On This Product, Go to: www.freescale.com



calculate timer period.

When a fast reference frequency is used, the PIT period can be calculated as follows:



PIT Period =
$$\frac{(128)(PITM[7:0])(1 \text{ if } PTP = 0, 512 \text{ if } PTP = 1)(4)}{f_{ref}}$$

When an externally input clock frequency is used, the PIT period can be calculated as follows:

PIT Period =
$$\frac{(PITM[7:0])(1 \text{ if } PTP = 0, 512 \text{ if } PTP = 1)(4)}{f_{ref}}$$

D.2.15 Software Watchdog Service Register

SWSR — Software Watchdog Service Register ¹ \$Y										A27
	15	8	7	6	5	4	3	2	1	0
	NOT USED		0	0	0	0	0	0	0	0
	RESET:									
		0	0	0	0	0	0	0		
	NOTEO									

NOTES:

1. Register shown with read value.

To reset the software watchdog:

- 1. Write \$55 to SWSR.
- 2. Write \$AA to SWSR.

Both writes must occur in the order specified before the software watchdog times out, but any number of instructions can occur between the two writes.

D.2.16 Port C Data Register

PORTC — Port C Data Register								\$YFF	A41
15	8	7	6	5	4	3	2	1	0
NOT USED		0	PC6	PC5	PC4	PC3	PC2	PC1	PC0
RESET:									
		0	1	1	1	1	1	1	1

PORTC latches data for chip-select pins configured as discrete outputs.



Freescale Semiconductor, Inc.

CSP/	CSPAR0 — Chip-Select Pin Assignment Register 0 \$YFFA44 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															
15																
0	0 0 CS5PA[1:0] CS4PA[1:0]				\ [1:0]	CS3PA[1:0] CS2PA[1:0] CS1P					[1:0]	CS0PA	[1:0]	CSBTPA[1:0]		
RES	SET:															
0	0 0 CS3PA[1:0] CS3PA[1:0] CS3PA[1:0] CS1PA[1:0] CS0PA[1:0] CSBTPA[1:0] RESET: 0 0 DATA 2 1 DATA 2 1 DATA 1 1 1 1 1 DATA 0															

The chip-select pin assignment registers configure the chip-select pins for use as discrete I/O, an alternate function, or as an 8-bit or 16-bit chip-select. Each 2-bit field in CSPAR[0:1] (except for CSBTPA[1:0]) has the possible encoding shown inTable D-9.

Table D-9 Pin Assignment Field Encoding

CSxPA[1:0]	Description
00	Discrete output ¹
01	Alternate function ¹
10	Chip-select (8-bit port)
11	Chip-select (16-bit port)

NOTES:

D.2.17 Chip-Select Pin Assignment Registers

1. Does not apply to the CSBOOT field.

CSPAR0 contains seven 2-bit fields that determine the function of corresponding chipselect pins. Bits [15:14] are not used. These bits always read zero; writes have no effect. CSPAR0 bit 1 always reads one; writes to CSPAR0 bit 1 have no effect. The alternate functions can be enabled by data bus mode selection during reset.

Table D-10 shows CSPAR0 pin assignments.

Table D-10 CSPAR0 Pin Assignments

CSPAR0 Field	Chip-Select Signal	Alternate Signal	Discrete Output
CS5PA[1:0]	CS5	FC2	PC2
CS4PA[1:0]	CS4	FC1	PC1
CS3PA[1:0]	CS3	FC0	PC0
CS2PA[1:0]	CS2	BGACK	—
CS1PA[1:0]	CS1	BG	-
CS0PA[1:0]	CS0	BR	—
CSBTPA[1:0]	CSBOOT	_	_





CSP/	AR1 –	– Chij	p-Sele	ect Pi	n Ass	signme	nt Re	egister	1					\$YFF/	446	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	CS10P	A[1:0]	CS9PA	\[1:0]	CS8PA	A[1:0]	CS7PA	[1:0]	CS6PA	[1:0]	/
RES	SET:							•								
0	0	0	0	0	0	DATA 7 ¹	1	DATA [7:6] ¹	1	DATA [7:5] ¹	1	DATA [7:4] ¹	1	DATA [7:3] ¹	1	

NOTES:

1. Refer to Table D-12 for CSPAR1 reset state information.

CSPAR1 contains five 2-bit fields that determine the functions of corresponding chipselect pins. Bits [15:10] are not used. These bits always read zero; writes have no effect. **Table D-11** shows CSPAR1 pin assignments, including alternate functions that can be enabled by data bus mode selection during reset.

CSPAR1 Field	Chip-Select Signal	Alternate Signal	Discrete Output
CS10PA[1:0]	CS10	ADDR23	ECLK
CS9PA[1:0]	CS9	ADDR22	PC6
CS8PA[1:0]	CS8	ADDR21	PC5
CS7PA[1:0]	CS7	ADDR20	PC4
CS6PA[1:0]	CS6	ADDR19	PC3

Table D-11 CSPAR1 Pin Assignments

The reset state of DATA[7:3] determines whether pins controlled by CSPAR1 are initially configured as high-order address lines or chip-selects. Table D-12 shows the correspondence between DATA[7:3] and the reset configuration of $\overline{CS[10:6]}$ /ADDR[23:19].

	Data B	us Pins at	Reset		Chip-Select/Address Bus Pin Function							
DATA7	DATA6	DATA5	DATA4	DATA3	CS10/ ADDR23	CS9/ ADDR22	CS8/ ADDR21	CS7/ ADDR20	CS8/ ADDR19			
1	1	1	1	1	CS10	CS9	CS8	CS7	CS6			
1	1	1	1	0	CS10	CS9	CS8	CS7	ADDR19			
1	1	1	0	Х	CS10	CS9	CS8	ADDR20	ADDR19			
1	1	0	Х	Х	CS10	CS9	ADDR21	ADDR20	ADDR19			
1	0	Х	Х	Х	CS10	ADDR22	ADDR21	ADDR20	ADDR19			
0	Х	Х	Х	Х	ADDR23	ADDR22	ADDR21	ADDR20	ADDR19			

Table D-12 Reset Pin Function of CS[10:6]





	CSB/	ARBT	— C	hip-Se	elect E	Base /	Addre	ss Re	giste	r Boot	ROM	1			\$YFF	A48
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ADDR 23	ADDR 22	ADDR 21	ADDR 20	ADDR 19	ADDR 18	ADDR 17	ADDR 16	ADDR 15	ADDR 14	ADDR 13	ADDR 12	ADDR 11	BLKSZ[2:0]		0]
RESET:																
	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1

D.2.18 Chip-Select Base Address Register Boot ROM

D.2.19 Chip-Select Base Address Registers

	CSBAR[0:10] — Chip-Select Base Address Registers\$YFFA4C-\$YFFA74													474		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ADDR 23	ADDR 22	ADDR 21	ADDR 20	ADDR 19	ADDR 18	ADDR 17	ADDR 16	ADDR 15	ADDR 14	ADDR 13	ADDR 12	ADDR 11	В	LKSZ[2:0]
RESET:																
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Each chip-select pin has an associated base address register. A base address is the lowest address in the block of addresses enabled by a chip select. CSBARBT contains the base address for selection of a bootstrap memory device. Bit and field definitions for CSBARBT and CSBAR[0:10] are the same, but reset block sizes differ.

ADDR[23:11] — Base Address

This field sets the starting address of a particular chip-select's address space. The address compare logic uses only the most significant bits to match an address within a block. The value of the base address must be an integer multiple of the block size. Base address register diagrams show how base register bits correspond to address lines.

BLKSZ[2:0] — Block Size Field

This field determines the size of the block that is enabled by the chip-select.

 Table D-13 shows bit encoding for the base address registers block size field.

BLKSZ[2:0]	Block Size	Address Lines Compared
000	2 Kbytes	ADDR[23:11]
001	8 Kbytes	ADDR[23:13]
010	16 Kbytes	ADDR[23:14]
011	64 Kbytes	ADDR[23:16]
100	128 Kbytes	ADDR[23:17]
101	256 Kbytes	ADDR[23:18]
110	512 Kbytes	ADDR[23:19]
111	1 Mbyte	ADDR[23:20]

Table D-13 Block Size Field Bit Encoding





Freescale Semiconductor, Inc.



D.2.20 Chip-Select Option Register Boot ROM

CSO	CSORBT — Chip-Select Option Register Boot ROM \$YFFA4A														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MOD E	BYT	E[1:0]	R/W	[1:0]	STRB		DSAC	K[3:0]		SPAC	E[1:0]		IPL[2:0]		AVEC
RESET:															
0	1	1	1	1	0	1	1	0	1	1	1	0	0	0	0

D.2.21 Chip-Select Option Registers

CSOF	CSOR[0:10] — Chip-Select Option Registers \$YFFA4E-YFFA76														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MOD E	BYTE	E[1:0]	R/W	[1:0]	STRB		DSAC	K[3:0]		SPAC	E[1:0]		IPL[2:0]		AVEC
RESET:															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

CSORBT and CSOR[0:10] contain parameters that support bootstrap operations from peripheral memory devices. Bit and field definitions for CSORBT and CSOR[0:10] are the same.

MODE — Asynchronous/Synchronous Mode

- 0 = Asynchronous mode selected.
- 1 = Synchronous mode selected.

In asynchronous mode, chip-select assertion is synchronized with \overline{AS} and \overline{DS} .

In synchronous mode, the DSACK field is not used because a bus cycle is only performed as a synchronous operation. When a match condition occurs on a chip-select programmed for synchronous operation, the chip-select signals the EBI that an Eclock cycle is pending. Refer to 5.3 System Clock for more information on ECLK.

BYTE[1:0] — Upper/Lower Byte Option

This field is used only when the chip-select 16-bit port option is selected in the pin assignment register. Table D-14 shows upper/lower byte options.

BYTE[1:0]	Description
00	Disable
01	Lower byte
10	Upper byte
11	Both bytes

Table D-14 BYTE Field Bit Encoding

R/W[1:0]— Read/Write

This field causes a chip-select to be asserted only for a read, only for a write, or for both read and write. Table D-15 shows the options.



Table D-15 Read/Write Field Bit Encoding



R/W[1:0]	Description
00	Disable
01	Read only
10	Write only
11	Read/Write

STRB — Address Strobe/Data Strobe

This bit controls the timing for assertion of a chip-select in asynchronous mode. Selecting address strobe causes the chip-select to be asserted synchronized with address strobe. Selecting data strobe causes the chip-select to be asserted synchronized with data strobe.

0 = Address strobe

1 = Data strobe

DSACK[3:0] — Data Strobe Acknowledge

This field specifies the source of $\overline{\text{DSACK}}$ in asynchronous mode. It also allows the user to adjust bus timing with internal $\overline{\text{DSACK}}$ generation by controlling the number of wait states that are inserted to optimize bus speed in a particular application. Table D-16 shows the $\overline{\text{DSACK}[3:0]}$ field encoding. The fast termination encoding (%1110) effectively corresponds to -1 wait states.

Table D-16 DSACK Field Encoding

DSACK[3:0]	Clock Cycles Required Per Access	Wait States Inserted Per Access
0000	3	0
0001	4	1
0010	5	2
0011	6	3
0100	7	4
0101	8	5
0110	9	6
0111	10	7
1000	11	8
1001	12	9
1010	13	10
1011	14	11
1100	15	12
1101	16	13
1110	2	Fast Termination
1111	—	External DSACK

SPACE[1:0] — Address Space Select

Use this option field to select an address space for the chip-select logic. The CPU32 normally operates in supervisor or user space, but interrupt acknowledge cycles must take place in CPU space. **Table D-17** shows address space bit encodings.

MC68336/376 USER'S MANUAL

REGISTER SUMMARY

MOTOROLA D-19

Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com

Table D-17 Address Space Bit Encodings

SPACE[1:0]	Address Space
00	CPU Space
01	User Space
10	Supervisor Space
11	Supervisor/User Space



IPL[2:0] — Interrupt Priority Level

When SPACE[1:0] is set for CPU space (%00), chip-select logic can be used for interrupt acknowledge. During an interrupt acknowledge cycle, the priority level on address lines ADDR[3:1] is compared to the value in IPL[2:0]. If the values are the same, a chip-select can be asserted, provided other option register conditions are met. **Table D-18** shows IPL[2:0] field encoding.

Table D-18 Interrupt Priority Level Field Encoding

IPL[2:0]	Interrupt Priority Level
000	Any Level
001	1
010	2
011	3
100	4
101	5
110	6
111	7

This field only affects the response of chip-selects and does not affect interrupt recognition by the CPU32.

AVEC — Autovector Enable

This field selects one of two methods of acquiring an interrupt vector during an interrupt acknowledge cycle. It is not usually used with a chip-select pin.

0 = External interrupt vector enabled

1 = Autovector enabled

If the chip select is configured to trigger on an interrupt acknowledge cycle (SPACE[1:0] = %00) and the AVEC field is set to one, the chip-select automatically generates AVEC in response to the interrupt acknowledge cycle. Otherwise, the vector must be supplied by the requesting device.

D.2.22 Master Shift Registers

TSTMSRA — Master Shift Register A

Used for factory test only.

TSTMSRB — Master Shift Register B

Used for factory test only.

MC68336/376 USER'S MANUAL REGISTER SUMMARY Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com \$YFFA30

\$YFFA32

MOTOROLA D-20



D.2.23 Test Module Shift Count Register		
TSTSC — Test Module Shift Count Used for factory test only.	\$YFFA34	
D.2.24 Test Module Repetition Count Register		
TSTRC — Test Module Repetition Count Used for factory test only.	\$YFFA36	
D.2.25 Test Submodule Control Register		
CREG — Test Submodule Control Register Used for factory test only.	\$YFFA38	
D.2.26 Distributed Register		
DREG — Distributed Register	\$YFFA3A	

Used for factory test only.

D.3 Standby RAM Module

Table D-19 shows the SRAM address map. SRAM control registers are accessible at the supervisor privilege level only.

Table D-19 SRAM Address Map


Address ¹	15 0
\$YFFB40	RAM Module Configuration Register (RAMMCR)
\$YFFB42	RAM Test Register (RAMTST)
\$YFFB44	RAM Array Base Address Register High (RAMBAH)
\$YFFB46	RAM Array Base Address Register Low (RAMBAL)
	·

NOTES:

1. Y = M111, where M is the logic state of the module mapping (MM) bit in the SIMCR.

D.3.1 RAM Module Configuration Register

RAMMCR — RAM Module	Configuration	Register
---------------------	---------------	----------



STOP	0	0	0	RLCK	0	RASI	P[1:0]	NOT USED							
RESET:															
1	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0

STOP — Low-Power Stop Mode Enable

0 = SRAM operates normally.

1 = SRAM enters low-power stop mode.

MC68336/376 **USER'S MANUAL**

15

REGISTER SUMMARY Rev. 15 Oct 2000 For More Information On This Product. Go to: www.freescale.com

MOTOROLA D-21

0





This bit controls whether SRAM operates normally or enters low-power stop mode. In low-power stop mode, the array retains its contents, but cannot be read or written.



RLCK — RAM Base Address Lock

0 = SRAM base address registers can be written.

1 = SRAM base address registers are locked.

RLCK defaults to zero on reset; it can be written once to one

RASP[1:0] — RAM Array Space

The RASP field limits access to the SRAM array to one of four CPU32 address spaces. Refer to **Table D-20**.

Table D-20 RASP Encoding

RASP[1:0]	Space
00	Unrestricted program and data
01	Unrestricted program
10	Supervisor program and data
11	Supervisor program

D.3.2 RAM Test Register

RAMTST — RAM Test Register

Used for factory test only.

D.3.3 Array Base Address Register High

RAMBAH — Array Base Address Register High

15 8 7 6 5 4 3 2 1 0 ADDR ADDR ADDR ADDR ADDR ADDR ADDR ADDR NOT USED 22 20 18 23 21 19 17 16 RESET: 0 0 0 0 0 0 0 0

D.3.4 Array Base Address Register Low

RAMBAL — Array Base Address Register Low													\$YFFB46		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDR 15	ADDR 14	ADDR 13	ADDR 12	0	0	0	0	0	0	0	0	0	0	0	0
RESET:															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

RAMBAH and RAMBAL specify the SRAM array base address in the system memory map. They can only be written while the SRAM is in low-power stop mode (STOP = 1, the default out of reset) and the base address lock is disabled (RLCK = 0, the default out of reset). This prevents accidental remapping of the array.

\$YFFB42

\$YFFB44



D.4 Masked ROM Module

The MRM is used only in the MC68376. **Table D-21** shows the MRM address map. MRM control registers are accessible in supervisor mode only.



The reset states shown for the MRM registers are for the generic (blank ROM) versions of the device. Several MRM register bit fields can be user-specified on a custommasked ROM device. Contact a Motorola sales representative for information on ordering a custom ROM device.

Address	15	0
\$YFF820	Masked ROM Module Configuration Register (MRMCR)	
\$YFF822	Not Implemented	
\$YFF824	ROM Array Base Address High Register (ROMBAH)	
\$YFF826	ROM Array Base Address Low Register (ROMBAL)	
\$YFF828	Signature High Register (SIGHI)	
\$YFF82A	Signature Low Register (SIGLO)	
\$YFF82C	Not Implemented	
\$YFF82E	Not Implemented	
\$YFF830	ROM Bootstrap Word 0 (ROMBS0)	
\$YFF832	ROM Bootstrap Word 1 (ROMBS1)	
\$YFF834	ROM Bootstrap Word 2 (ROMBS2)	
\$YFF836	ROM Bootstrap Word 3 (ROMBS3)	
\$YFF838	Not Implemented	
\$YFF83A	Not Implemented	
\$YFF83C	Not Implemented	
\$YFF83E	Not Implemented	

Table D-21 MRM Address Map

D.4.1 Masked ROM Module Configuration Register

MRMO	MRMCR — Masked ROM Module Configuration Register													\$YFF820			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
STOP	0	0	BOOT	LOCK	EMUL	ASPO	C[1:0]	WAI	Г[1:0]	0	0	0	0	0	0		
RES	ET:		-														
D <u>AT</u> A 14	0	0	1	0	0	1	1	1	1	0	0	0	0	0	0		

STOP — Low-Power Stop Mode Enable

The reset state of the STOP bit is the complement of DATA14 state during reset. The ROM array base address cannot be changed unless the STOP bit is set.

- 0 = ROM array operates normally.
- 1 = ROM array operates in low-power stop mode.

REGISTER SUMMARY Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



NOTE

Unless DATA14 is pulled down during reset, the MRM will be enabled. On generic MC68376 devices (blank ROM), the MRM is enabled at address \$FF0000 (which is outside of the 1 Mbyte address range of CSBOOT. On these devices, the MRM should be disabled (since it is blank) by setting the STOP bit during system initialization.



BOOT — Boot ROM Control

Reset state of $\overline{\text{BOOT}}$ is specified at mask time. Bootstrap operation is overridden if STOP = 1 at reset. This is a read-only bit.

- 0 = ROM responds to bootstrap word locations during reset vector fetch.
- 1 = ROM does not respond to bootstrap word locations during reset vector fetch.

LOCK — Lock Registers

The reset state of LOCK is specified at mask time. If the reset state of the LOCK is zero, it can be set once after reset to allow protection of the registers after initialization. Once the LOCK bit is set, it cannot be cleared again until after a reset. LOCK protects the ASPC and WAIT fields, as well as the ROMBAL and ROMBAH registers. ASPC, ROMBAL and ROMBAH are also protected by the STOP bit.

0 = Write lock disabled. Protected registers and fields can be written.

1 = Write lock enabled. Protected registers and fields cannot be written.

EMUL — Emulation Mode Control

0 = Normal ROM operation

The MC68376 does not support emulation mode, therefore, this bit reads zero. Writes have no effect.

ASPC[1:0] — ROM Array Space

ASPC can be written only if LOCK = 0 and STOP = 1. ASPC1 places the ROM array in either supervisor or unrestricted space. ASPC0 determines if the array resides in program space only or with program and data space. The reset state of ASPC[1:0] is specified at mask time. Table D-22 shows ASPC[1:0] encoding.

ASPC[1:0]	State Specified
00	Unrestricted program and data
01	Unrestricted program
10	Supervisor program and data
11	Supervisor program

Table D-22 ROM Array Space Field

WAIT[1:0] — Wait States

WAIT[1:0] specifies the number of wait states inserted by the MRM during ROM array accesses. The reset state of WAIT[1:0] is specified at mask time. WAIT[1:0] can be written only if LOCK = 0 and STOP = 1. Table D-23 shows WAIT[1:0] encoding.

MC68336/376 USER'S MANUAL REGISTER SUMMARY Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com MOTOROLA D-24



Table D-23 Wait States Field

WAIT[1:0]	Cycles per Transfer
00	3
01	4
10	5
11	2

D.4.2 ROM Array Base Address Register High

	ROMBAH — ROM Array Base Address Register High													\$YFF824		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0	ADDR 23	ADDR 22	ADDR 21	ADDR 20	ADDR 19	ADDR 18	ADDR 17	ADDR 16
-	RES	SET:														
									1	1	1	1	1	1	1	1

D.4.3 ROM Array Base Address Register Low

ROMBAL — ROM Array Base Address Register Low \$YFF826														[:] 826	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDR 15	ADDR 14	ADDR 13	0	0	0	0	0	0	0	0	0	0	0	0	0
RE	SET:														

0 0 0

ROMBAH and ROMBAL specify ROM array base address. The reset state of these registers is specified at mask time. They can only be written when STOP = 1 and LOCK = 0. This prevents accidental remapping of the array. Because the 8-Kbyte ROM array in the MC68376 must be mapped to an 8-Kbyte boundary, ROMBAL bits [12:0] always contains \$0000. ROMBAH ADDR[15:8] read zero.

D.4.4 ROM Signature High Register

RSIGHI — ROM Signature High Register														\$YFF828		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	NOT USED F												RSP1 8	RSP1 7	RSP1 6	
RES	ET:															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	





D.4.5 ROM Signature Low Register

RSIG	RSIGLO — ROM Signature Low Register \$YFF82A														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSP1 5	RSP1 4	RSP1 3	RSP1 2	RSP1 1	RSP1 0	RSP9	RSP8	RSP7	RSP6	RSP5	RSP4	RSP3	RSP2	RSP1	RSP0
RES	SET:														
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

RSIGHI and RSIGLO specify a ROM signature pattern. A user-written signature identification algorithm allows identification of the ROM array content. The signature is specified at mask time and cannot be changed.

D.4.6 ROM Bootstrap Words

ROMBS0 — ROM Bootstrap Word 0	\$YFF830
ROMBS1 — ROM Bootstrap Word 1	\$YFF832
ROMBS2 — ROM Bootstrap Word 2	\$YFF834

ROMBS3 — ROM Bootstrap Word 3

Typically, CPU32 reset vectors reside in non-volatile memory and are only fetched when the CPU32 comes out of reset. These four words can be used as reset vectors with the contents specified at mask time. The content of these words cannot be changed. On generic (blank ROM) MC68376 devices, ROMBS[0:3] are masked to \$0000. When the ROM on the MC68376 is masked with customer specific code, ROMBS[0:3] respond to system addresses \$000000 to \$000006 only during the reset vector fetch if $\overline{\text{BOOT}} = 0$.

D.5 QADC Module

Table D-24 shows the QADC address map. The column labeled "Access" indicates the privilege level at which the CPU32 must be operating to access the register. A designation of "S" indicates that supervisor mode is required. A designation of "S/U" indicates that the register can be programmed for either supervisor mode access or unrestricted access.

REGISTER SUMMARY

\$YFF836

Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com







Table D-24 QADC Address Ma p

Access	Address ¹	15 8	7 0							
S	\$YFF200	Module Configuration	Register (QADCMCR)							
S	\$YFF202	Test Register	(QADCTEST)							
S	\$YFF204	Interrupt Regis	ter (QADCINT)							
S/U	\$YFF206	Port A Data (PORTQA)	Port B Data (PORTQB)							
S/U	\$YFF208	Port Data Direction	Register (DDRQA)							
S/U	\$YFF20A	Control Regist	ter 0 (QACR0)							
S/U	\$YFF20C	Control Register 1 (QACR1)								
S/U	\$YFF20E	Control Register 2 (QACR2)								
S/U	\$YFF210	Status Regi	ster (QASR)							
	\$YFF212 – \$YFF22E	Rese	erved							
S/U	\$YFF230 – \$YFF27E	Conversion Comman	nd Word (CCW) Table							
	\$YFF280 – \$YFF2AE	Rese	erved							
S/U	\$YFF2B0 – \$YFF2FE		ord Table Result Register (RJURR)							
	\$YFF300 - \$YFF32E	Rese	erved							
S/U	\$YFF330 – \$YFF37E		ord Table lesult Register (LJSRR)							
—	\$YFF380 – \$YFF3AE	Reserved								
S/U	\$YFF3B0 – \$YFF3FE	Result Word Table Left Justified, Unsigned Result Register (LJURR)								

NOTES:

1. Y = M111, where M is the logic state of the module mapping (MM) bit in SIMCR.

D.5.1 QADC Module Configuration Register

QADCMCR — Module Configuration Register

\$YFF200 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 STOP FRZ NOT USED SUPV NOT USED IARB[3:0] RE-SET: 0 0 1 0 0 0 0

STOP — Low-Power Stop Mode Enable

When the STOP bit is set, the clock signal to the QADC is disabled, effectively turning off the analog circuitry.

0 = Enable QADC clock.

1 = Disable QADC clock.

FRZ — FREEZE Assertion Response

The FRZ bit determines whether or not the QADC responds to assertion of the IMB FREEZE signal.

- 0 = QADC ignores the IMB FREEZE signal.
- 1 = QADC finishes any current conversion, then freezes.
- SUPV Supervisor/Unrestricted Data Space

MC68336/376 **USER'S MANUAL**

REGISTER SUMMARY Rev. 15 Oct 2000 For More Information On This Product. Go to: www.freescale.com

MOTOROLA D-27



The SUPV bit designates the assignable space as supervisor or unrestricted.

0 = Only the module configuration register, test register, and interrupt register are designated as supervisor-only data space. Access to all other locations is unrestricted.



\$YFF202

\$YFF204

1 = All QADC registers and tables are designated as supervisor-only data space.

IARB[3:0] — Interrupt Arbitration ID

The IARB field is used to arbitrate between simultaneous interrupt requests of the same priority. Each module that can generate interrupt requests must be assigned a unique, non-zero IARB field value.

D.5.2 QADC Test Register

Used for factory test only.

D.5.3 QADC Interrupt Register

QADCINT -	– QADC Interru	upt Register
------------------	----------------	--------------

				•	0										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RSVD	II	RLQ1[2:0	D]	RSVD	I	RLQ2[2:	0]			IVB	[7:2]			IVB[[1:0] ¹
RESET:								•						•	
	0	0	0		0	0	0	0	0	0	0	1	1	1	1
NOTES	s.														

NOTES:

1. Bits 1 and 0 are supplied by the QADC.

IRLQ1[2:0] — Queue 1 Interrupt Level

When queue 1 generates an interrupt request, IRLQ1[2:0] determines which of the interrupt request signals is asserted. When a request is acknowledged, the QADC compares IRLQ1[2:0] to a mask value supplied by the CPU32 to determine whether to respond. IRLQ1[2:0] must have a value in the range of \$0 (interrupts disabled) to \$7 (highest priority).

IRLQ2[2:0] — Queue 2 Interrupt Level

When queue 2 generates an interrupt request, IRLQ2[2:0] determines which of the interrupt request signals is asserted. When a request is acknowledged, the QADC compares IRLQ2[2:0] to a mask value supplied by the CPU32 to determine whether to respond. IRLQ2[2:0] must have a value in the range of \$0 (interrupts disabled) to \$7 (highest priority).

IVB[7:0] — Interrupt Vector Base

Only the upper six bits of IVB[7:0] can be initialized. During interrupt arbitration, the vector provided by the QADC is made up of IVB[7:2], plus two low-order bits that identify one of the four QADC interrupt sources. Once IVB is written, the two low-order bits always read as zeros.



	D.5.4 Port A/B Data Register															
	PORTQA — Port QA Data Register\$YFF206PORTQB — Port QB Data Register\$YFF207															
15 14 13 12 11 10 9 8 7 6 5 4														2	1	0
Γ	PQA7	PQA6	PQA5	PQA4	PQA3	PQA2	PQA1	PQA0	PQB7	PQB6	PQB5	PQB4	PQB3	PQB2	PQB1	PQB0
	RES	SET:														
	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U
	ANALO	OG CHA	NNEL:													
	AN59	AN58	AN57	AN56	AN55	AN54	AN53	AN52	AN51	AN50	AN49	AN48	AN3	AN2	AN1	AN0
	EX		_ TRIGG UTS:	ER												
				ETRI G2	ETRIG 1											
	MULT	IPLEXE		ESS OU	TPUTS:											
						MA2	MA1	MA0								
	MUL			LOG												
		INP	UTS:										ANz		ANx	ANw
													ANZ	ANy	AINX	ANW

QADC ports A and B are accessed through two 8-bit port data registers (PORTQA and PORTQB). Port A pins are referred to as PQA[7:0] when used as an 8-bit input/output port. Port A can also be used for analog inputs (AN[59:52]), external trigger inputs (ETRIG[2:1]), and external multiplexer address outputs (MA[2:0]).

Port B pins are referred to as PQB[7:0] when used as an 8-bit input only port. Port B can also be used for non-multiplexed (AN[51:48])/AN[3:0]) and multiplexed (ANz, ANy, ANx, ANw) analog inputs.

D.5.5 Port Data Direction Register

DDRO	DDRQA — Port QA Data Direction Register\$YFF208														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DDQA 7	DDQA 6	DDQA 5	DDQA 4	DDQA 3	DDQA 2	DDQA 1	DDQA 0				RESE	RVED			
RE- SET:															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bits in this register control the direction of the port QA pin drivers when pins are configured for I/O. Setting a bit configures the corresponding pin as an output; clearing a bit configures the corresponding pin as an input. This register can be read or written at any time.

MC68336/376
USER'S MANUAL





D.5	.6 QAE	C Co	ntrol	Regis	sters											
QA	CR0 —	QAD	C Cor	ntrol F	Registe	er 0								\$YFF	20A	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
MU	х	RESERVED PSH[4:0] PSA														
RE SE																
0							0	0	0	1	1	0	0	1	1	

MUX — Externally Multiplexed Mode

The MUX bit configures the QADC for externally multiplexed mode, which affects the interpretation of the channel numbers and forces the MA[2:0] pins to be outputs.

- 0 = Internally multiplexed, 16 possible channels.
- 1 = Externally multiplexed, 44 possible channels.

PSH[4:0] — Prescaler Clock High Time

The PSH field selects the QCLK high time in the prescaler. To keep QCLK within the specified range, PSH[4:0] must be programmed to guarantee the minimum acceptable time for parameter t_{PSH} (refer to **Table A-13** for more information). The following equation relates t_{PSH} to PSH[4:0]:

$$t_{\text{PSH}} = \frac{\text{PSH}[4:0] + 1}{f_{\text{sys}}}$$

PSA — Prescaler Add a Tick

The PSA bit modifies the QCLK duty cycle by adding one system clock tick to the high time and subtracting one system clock tick from the low time.

- 0 = QCLK high and low times are not modified.
- 1 = Add one system clock tick to the high time of QCLK and subtract one system clock tick from the low time.

PSL[2:0] — Prescaler Clock Low Time

The PSL field selects the QCLK low time in the prescaler. To keep QCLK within the specified range, PSL[2:0] must be programmed to guarantee the minimum acceptable time for parameter t_{PSL} (refer to Table A-13 for more information). The following equation relates t_{PSL} to PSL[2:0]:

$$t_{PSL} = \frac{PSL[2:0] + 1}{f_{sys}}$$

REGISTER SUMMARY Bey 15 Oct 2000

Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



QAC	R1 —	Contr	rol Re	egister	· 1									\$YFF	20C	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
CIE1	PIE1	SSE1	NOT	USED		MQ1[2:0]]				RESE	RVED				
RE- SET:																
0	0	0			0	0	0									

CIE1 — Queue 1 Completion Interrupt Enable

CIE1 enables completion interrupts for queue 1. The interrupt request is generated when the conversion is complete for the last CCW in queue 1.

0 = Queue 1 completion interrupts disabled.

1 = Generate an interrupt request after completing the last CCW in queue 1.

PIE1 — Queue 1 Pause Interrupt Enable

PIE1 enables pause interrupts for queue 1. The interrupt request is generated when the conversion is complete for a CCW that has the pause bit set.

- 0 = Queue 1 pause interrupts disabled.
- 1 = Generate an interrupt request after completing a CCW in gueue 1 which has the pause bit set.

SSE1 — Queue 1 Single-Scan Enable

SSE1 enables a single-scan of queue 1 after a trigger event occurs. The SSE1 bit may be set to a one during the same write cycle that sets the MQ1[2:0] bits for the singlescan queue operating mode. The single-scan enable bit can be written as a one or a zero, but is always read as a zero.

The SSE1 bit allows a trigger event to initiate queue execution for any single-scan operation on queue 1. The QADC clears SSE1 when the single-scan is complete.

MQ1[2:0] — Queue 1 Operating Mode

The MQ1 field selects the queue operating mode for queue 1. Table D-25 shows the different queue 1 operating modes.

MQ1[2:0]	Queue 1 Operating Mode
000	Disabled mode, conversions do not occur
001	Software triggered single-scan mode (started with SSE1)
010	External trigger rising edge single-scan mode (on ETRIG1 pin)
011	External trigger falling edge single-scan mode (on ETRIG1 pin)
100	Reserved mode, conversions do not occur
101	Software triggered continuous-scan mode (started with SSE1)
110	External trigger rising edge continuous-scan mode (on ETRIG1 pin)
111	External trigger falling edge continuous-scan mode (on ETRIG1 pin)

Table D-25 Queue 1 Operating Modes



		. .			-									+ - <i>-</i>		
QAC	R2 —	Contr	ol Re	gister	2									\$YFF	20E	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
CIE2	PIE2	SSE2			MQ2[4:0]			RES	NOT USED			BQ2	[5:0]			
RESET	:															
٥	Ο	0	0	0	0	0	Ο	0		1	٥	0	1	1	1	

CIE2 — Queue 2 Completion Interrupt Enable

CIE2 enables completion interrupts for queue 2. The interrupt request is generated when the conversion is complete for the last CCW in queue 2.

- 0 = Queue 2 completion interrupts disabled.
- 1 = Generate an interrupt request after completing the last CCW in queue 2.

PIE2 — Queue 2 Pause Interrupt Enable

PIE2 enables pause interrupts for queue 2. The interrupt request is generated when the conversion is complete for a CCW that has the pause bit set.

- 0 = Queue 2 pause interrupts disabled.
- 1 = Generate an interrupt request after completing a CCW in queue 2 which has the pause bit set.

SSE2 — Queue 2 Single-Scan Enable Bit

SSE2 enables a single-scan of queue 2 after a trigger event occurs. The SSE2 bit may be set to a one during the same write cycle that sets the MQ2[4:0] bits for the single-scan queue operating mode. The single-scan enable bit can be written as a one or a zero, but is always read as a zero.


The SSE2 bit allows a trigger event to initiate queue execution for any single-scan operation on queue 2. The QADC clears SSE2 when the single-scan is complete.

MQ2[4:0] — Queue 2 Operating Mode

The MQ2 field selects the queue operating mode for queue 2. **Table D-26** shows the bits in the MQ2 field which enable different queue 2 operating modes.

REGISTER SUMMARY







MQ2[4:0] **Queue 2 Operating Mode** 00000 Disabled mode, conversions do not occur 00001 Software triggered single-scan mode (started with SSE2) External trigger rising edge single-scan mode (on ETRIG2 pin) 00010 External trigger falling edge single-scan mode (on ETRIG2 pin) 00011 00100 Interval timer single-scan mode: interval = QCLK period x 2^7 00101 Interval timer single-scan mode: interval = QCLK period x 2^8 Interval timer single-scan mode: interval = QCLK period x 2^9 00110 Interval timer single-scan mode: interval = QCLK period x 2^{10} 00111 Interval timer single-scan mode: interval = QCLK period x 2^{11} 01000 01001 Interval timer single-scan mode: interval = QCLK period x 2^{12} 01010 Interval timer single-scan mode: interval = QCLK period x 2^{13} Interval timer single-scan mode: interval = QCLK period x 2^{14} 01011 01100 Interval timer single-scan mode: interval = QCLK period x 2^{15} Interval timer single-scan mode: interval = QCLK period x 2^{16} 01101 01110 Interval timer single-scan mode: interval = QCLK period x 2^{17} Reserved mode 01111 10000 Reserved mode 10001 Software triggered continuous-scan mode (started with SSE2) 10010 External trigger rising edge continuous-scan mode (on ETRIG2 pin) External trigger falling edge continuous-scan mode (on ETRIG2 pin) 10011 Periodic timer continuous-scan mode: period = QCLK period x 2^7 10100 10101 Periodic timer continuous-scan mode: period = QCLK period x 2^8 Periodic timer continuous-scan mode: period = QCLK period x 2^9 10110 10111 Periodic timer continuous-scan mode: period = QCLK period x 2^{10} 11000 Periodic timer continuous-scan mode: period = QCLK period x 2¹¹ 11001 Periodic timer continuous-scan mode: period = QCLK period x 2^{12} Periodic timer continuous-scan mode: period = QCLK period x 2^{13} 11010 Periodic timer continuous-scan mode: period = QCLK period x 2^{14} 11011 11100 Periodic timer continuous-scan mode: period = QCLK period x 2^{15} 11101 Periodic timer continuous-scan mode: period = QCLK period x 2^{16} 11110 Periodic timer continuous-scan mode: period = QCLK period x 2^{17} 11111 Reserved mode

RES — Queue 2 Resume

RES selects the resumption point after queue 2 is suspended by queue 1. If RES is changed during execution of queue 2, the change is not recognized until an end-of-queue condition is reached, or the queue operating mode of queue 2 is changed.

0 = After suspension, begin execution with the first CCW in queue 2 or the current

MC68336/376 USER'S MANUAL REGISTER SUMMARY Rev. 15 Oct 2000

For More Information On This Product, Go to: www.freescale.com MOTOROLA D-33



subqueue.

1 = After suspension, begin execution with the aborted CCW in gueue 2.

BQ2[5:0] — Beginning of Queue 2

The BQ2 field indicates the location in the CCW table where gueue 2 begins. The BQ2 field also indicates the end of queue 1 and thus creates an end-of-queue condition for queue 1.

D.5.7 QADC Status Register

QASR — Status Register\$YFF21															210
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CF1	PF1	CF2	PF2	TOR1	TOR2		QS[3:0]				CWF	P[5:0]		
RE- SET:															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

CF1 — Queue 1 Completion Flag

CF1 indicates that a gueue 1 scan has been completed. CF1 is set by the QADC when the conversion is complete for the last CCW in queue 1, and the result is stored in the result table.

0 = Queue 1 scan is not complete.

1 = Queue 1 scan is complete.

PF1 — Queue 1 Pause Flag

PF1 indicates that a gueue 1 scan has reached a pause. PF1 is set by the QADC when the current queue 1 CCW has the pause bit set, the selected input channel has been converted, and the result has been stored in the result table.

- 0 =Queue 1 has not reached a pause.
- 1 = Queue 1 has reached a pause.

CF2 — Queue 2 Completion Flag

CF2 indicates that a queue 2 scan has been completed. CF2 is set by the QADC when the conversion is complete for the last CCW in queue 2, and the result is stored in the result table.

0 = Queue 2 scan is not complete.

1 = Queue 2 scan is complete.

PF2 — Queue 2 Pause Flag

PF2 indicates that a gueue 2 scan has reached a pause. PF2 is set by the QADC when the current gueue 2 CCW has the pause bit set, the selected input channel has been converted, and the result has been stored in the result table.

0 =Queue 2 has not reached a pause.

1 = Queue 2 has reached a pause.

TOR1 — Queue 1 Trigger Overrun

TOR1 indicates that an unexpected queue 1 trigger event has occurred. TOR1 can be set only while queue 1 is active.

MC68336/376	REGISTER SUMMARY	MOTOROLA
USER'S MANUAL	Rev. 15 Oct 2000	D-34
	For More Information On This Product, Go to: www.freescale.com	



A trigger event generated by a transition on ETRIG1 may be recorded as a trigger overrun. TOR1 can only be set when using an external trigger mode. TOR1 cannot occur when the software initiated single-scan mode or the software initiated continuous scan mode is selected.



- 0 = No unexpected queue 1 trigger events have occurred.
- 1 = At least one unexpected queue 1 trigger event has occurred.

TOR2 — Queue 2 Trigger Overrun

TOR2 indicates that an unexpected queue 2 trigger event has occurred. TOR2 can be set when queue 2 is in the active, suspended, and trigger pending states.

A trigger event generated by a transition on ETRIG2 or by the periodic/interval timer may be recorded as a trigger overrun. TOR2 can only be set when using an external trigger mode or a periodic/interval timer mode. Trigger overruns cannot occur when the software initiated single-scan mode and the software initiated continuous-scan mode are selected.

- 0 = No unexpected queue 2 trigger events have occurred.
- 1 = At least one unexpected queue 2 trigger event has occurred.

QS[3:0] — Queue Status

This 4-bit read-only field indicates the current condition of queue 1 and queue 2. QS[3:2] are associated with queue 1, and QS[1:0] are associated with queue 2. Since the queue priority scheme interlinks the operation of queue 1 and queue 2, the status bits should be considered as one 4-bit field.

 Table D-27 shows the bit encodings of the QS field.

QS[3:0]	Description
0000	Queue 1 idle, Queue 2 idle
0001	Queue 1 idle, Queue 2 paused
0010	Queue 1 idle, Queue 2 active
0011	Queue 1 idle, Queue 2 trigger pending
0100	Queue 1 paused, Queue 2 idle
0101	Queue 1 paused, Queue 2 paused
0110	Queue 1 paused, Queue 2 active
0111	Queue 1 paused, Queue 2 trigger pending
1000	Queue 1 active, Queue 2 idle
1001	Queue 1 active, Queue 2 paused
1010	Queue 1 active, Queue 2 suspended
1011	Queue 1 active, Queue 2 trigger pending
1100	Reserved
1101	Reserved
1110	Reserved
1111	Reserved

Table D-27 Queue Status

MC68336/376 USER'S MANUAL

REGISTER SUMMARY Rev. 15 Oct 2000

For More Information On This Product, Go to: www.freescale.com MOTOROLA D-35



CWP[5:0] — Command Word Pointer

CWP indicates which CCW is executing at present, or was last completed. The CWP is a read-only field; writes to it have no effect. The CWP allows software to monitor the progress of the QADC scan sequence. The CWP field is a CCW word pointer with a valid range of 0 to 39.



D.5.8 Conversion Command Word Table

CCW[0:27] — Conversion Command Word Table								\$YFF230-\$YFF27E							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NOT USED						BYP	IST	[1:0]	0] CHAN[5:0]					
RE- SET:						U	U	U	U	U	U	U	U	U	U

P — Pause

The pause bit allows the creation of sub-queues within queue 1 and queue 2. The QADC performs the conversion specified by the CCW with the pause bit set, and then the queue enters the pause state. Another trigger event causes execution to continue from the pause to the next CCW.

- 0 = Do not enter the pause state after execution of the current CCW.
- 1 = Enter the pause state after execution of the current CCW.

BYP — Sample Amplifier Bypass

Setting BYP enables the amplifier bypass mode for a conversion, and subsequently changes the timing. Refer to **8.11.1.1 Amplifier Bypass Mode Conversion Timing** for more information.

0 = Amplifier bypass mode disabled.

1 = Amplifier bypass mode enabled.

IST[1:0] — Input Sample Time

The IST field specifies the length of the sample window. Longer sample times permit more accurate A/D conversions of signals with higher source impedances.

Table D-28 shows the bit encoding of the IST field.

IST[1:0]	Input Sample Times
00	2 QCLK periods
01	4 QCLK periods
10	8 QCLK periods
11	16 QCLK periods

Table D-28 Input Sample Times

CHAN[5:0] — Channel Number

The CHAN field selects the input channel number corresponding to the analog input pin to be sampled and converted. The analog input pin channel number assignments and the pin definitions vary depending on whether the QADC is operating in multiplexed or non-multiplexed mode. The queue scan mechanism sees no distinction be-

REGISTER SUMMARY

MOTOROLA D-36

Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



tween an internally or externally multiplexed analog input.

CHAN specifies a reserved channel number (channels 32 to 47) or an invalid channel number (channels 4 to 31 in non-multiplexed mode), the low reference level (V_{RL}) is converted. Programming the channel field to channel 63 indicates the end of the queue. Channels 60 to 62 are special internal channels. When one of these channels is selected, the sample amplifier is not used. The value of V_{RL} , V_{RH} , or $V_{DDA}/2$ is placed directly onto the converter. Programming the input sample time to any value other than two for one of the internal channels has no benefit except to lengthen the overall conversion time.

Table D-29 shows the channel number assignments for the non-multiplexed mode.Table D-30 shows the channel number assignments for the multiplexed mode.

	Non-multiplex	ed Input Pins		Channel Numb	er in CHAN[5:0]
Port Pin Name	Analog Pin Name	Other Functions	Pin Type	Binary	Decimal
PQB0	AN0	_	Input	000000	0
PQB1	AN1	—	Input	000001	1
PQB2	AN2	—	Input	000010	2
PQB3	AN3	—	Input	000011	3
_	—	Invalid	_	000100 to 011111	4 to 31
—	—	Reserved	—	10XXXX	32 to 47
PQB4	AN48	—	Input	110000	48
PQB5	AN49	—	Input	110001	49
PQB6	AN50	—	Input	110010	50
PQB7	AN51	—	Input	110011	51
PQA0	AN52	—	Input/Output	110100	52
PQA1	AN53	—	Input/Output	110101	53
PQA2	AN54	—	Input/Output	110110	54
PQA3	AN55	ETRIG1	Input/Output	110111	55
PQA4	AN56	ETRIG2	Input/Output	111000	56
PQA5	AN57	—	Input/Output	111001	57
PQA6	AN58	_	Input/Output	111010	58
PQA7	AN59	—	Input/Output	111011	59
_	V _{RL}	—	Input	111100	60
—	V _{RH}	—	Input	111101	61
	_	V _{DDA} /2	_	111110	62
	—	End of Queue Code		111111	63

Table D-29 Non-multiplexed Channel Assignments and Pin Designations

Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



		_	
	E		
_		_	

	Multiplexed	Input Pins		Channel Numb	er in CHAN[5:0]
Port Pin Name	Analog Pin Name	Other Functions	Pin Type	Binary	Decimal
PQB0	ANw	_	Input	00xxx0	0 to 14 even
PQB1	ANx	—	Input	00xxx1	1 to 15 odd
PQB2	ANy	—	Input	01xxx0	16 to 30 even
PQB3	ANz	—	Input	01xxx1	17 to 31 odd
—	—	Reserved	_	10xxxx	32 to 47
PQB4	AN48	—	Input	110000	48
PQB5	AN49	—	Input	110001	49
PQB6	AN50	—	Input	110010	50
PQB7	AN51	_	Input	110011	51
PQA0	—	MA0	Input/Output	110100	52
PQA1	—	MA1	Input/Output	110101	53
PQA2	—	MA2	Input/Output	110110	54
PQA3	AN55	ETRIG1	Input/Output	110111	55
PQA4	AN56	ETRIG2	Input/Output	111000	56
PQA5	AN57	—	Input/Output	111001	57
PQA6	AN58	—	Input/Output	111010	58
PQA7	AN59	_	Input/Output	111011	59
_	V _{RL}	—	Input	111100	60
—	V _{RH}	—	Input	111101	61
—	—	V _{DDA} /2	—	111110	62
	—	End of Queue Code	—	111111	63

Table D-30 Multiplexed Channel Assignments and Pin Designations

D.5.9 Result Word Table

The result word table is a 40-word long, 10-bit wide RAM. An entry is written by the QADC after completing an analog conversion specified by the corresponding CCW table entry. The result word table can be read or written, but is only read in normal operation to obtain analog conversions results from the QADC. Unimplemented bits are read as zeros, and writes to them do not have any effect.

RJU	RR[0::	27] —	Righ	t Just	ified, l	Jnsig	ned F	Result	Regis	ster		\$YFF	2B0-	\$YFF	2FE
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		NOT	USED							RES	SULT				

The conversion result is unsigned, right justified data stored in bits [9:0]. Bits [15:10] return zero when read.

LJ	SRF	R[0:2	7] —	Left J	ustifie	ed, Sig	gned	Resul	t Reg	ister			\$YFF	330–	\$YFF	37E
1	5	14	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													0
S	1	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESULT NOT USED														
N	OTE	S:														

1. S = Sign bit.

The conversion result is signed, left justified data stored in bits [15:6], with the MSB inverted to form a sign bit. Bits [5:0] return zero when read.

MC68336/376 USER'S MANUAL REGISTER SUMMARY Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



LJUF	R[0:2	27] —	Left	Justifi	ed, Ur	nsigne	ed Re	sult F	Registe	ər		\$YFF	3B0-	\$YFF	3FE	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
				RES	SULT							NOT	USED			

The conversion result is unsigned, left justified data stored in bits [15:6]. Bits [5:0] return zero when read.

D.6 Queued Serial Module

Table D-31 shows the QSM address map. The column labeled "Access" indicates the privilege level at which the CPU32 must be operating to access the register. A designation of "S" indicates that supervisor mode is required. A designation of "S/U" indicates that the register can be programmed for either supervisor mode access or unrestricted access.

Access	Address ¹	15 8	7 0
S	\$YFFC00	QSM Module Configura	tion Register (QSMCR)
S	\$YFFC02	QSM Test Reg	ister (QTEST)
S	\$YFFC04	QSM Interrupt Level Register (QILR)	QSM Interrupt Vector Register (QIVR)
S/U	\$YFFC06	Not l	Jsed
S/U	\$YFFC08	SCI Control 0 R	egister (SCCR0)
S/U	\$YFFC0A	SCI Control 1 R	egister (SCCR1)
S/U	\$YFFC0C	SCI Status Re	gister (SCSR)
S/U	\$YFFC0E	SCI Data Reg	jister (SCDR)
S/U	\$YFFC10	Not l	Jsed
S/U	\$YFFC12	Not l	Jsed
S/U	\$YFFC14	Not Used	PQS Data Register (PORTQS)
S/U	\$YFFC16	PQS Pin Assignment Register (PQSPAR)	PQS Data Direction Register (DDRQS)
S/U	\$YFFC18	SPI Control Reg	ister 0 (SPCR0)
S/U	\$YFFC1A	SPI Control Reg	ister 1 (SPCR1)
S/U	\$YFFC1C	SPI Control Reg	ister 2 (SPCR2)
S/U	\$YFFC1E	SPI Control Register 3 (SPCR3)	SPI Status Register (SPSR)
S/U	\$YFFC20 – \$YFFCFF	Not U	Jsed
S/U	\$YFFD00 – \$YFFD1F	Receive RA	M (RR[0:F])
S/U	\$YFFD20 – \$YFFD3F	Transmit RA	M (TR[0:F])
S/U	\$YFFD40 – \$YFFD4F	Command R/	AM (CR[0:F])
NOTES:		1	

Table D-31 QSM Address Map

1. Y = M111, where M is the logic state of the module mapping (MM) bit in the SIMCR.



Semiconductor, Inc

0

eescal

Freescale Semiconductor, Inc.

D.6.1 QSM Configuration Register

QSMC	R —	QSM	Confi	gurat	ion Re	egiste	r						;	\$YFF	C00	L
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	/
STOP	FRZ1	FRZ0	0	0	0	0	0	SUPV	0	0	0		IARE	[3:0]		
RESET:																
0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	

QSMCR bits enable stop and freeze modes, and determine the arbitration priority of QSM interrupt requests.

STOP — Low-Power Stop Mode Enable

0 = QSM clock operates normally.

1 = QSM clock is stopped.

When STOP is set, the QSM enters low-power stop mode. The system clock input to the module is disabled. While STOP is set, only QSMCR reads are guaranteed to be valid, but writes to the QSPI RAM and other QSM registers are guaranteed valid. The SCI receiver and transmitter must be disabled before STOP is set. To stop the QSPI, set the HALT bit in SPCR3, wait until the HALTA flag is set, then set STOP.

FRZ1— FREEZE Assertion Response

FRZ1 determines what action is taken by the QSPI when the IMB FREEZE signal is asserted.

0 = Ignore the IMB FREEZE signal.

1 = Halt the QSPI on a transfer boundary.

- FRZ0 Not Implemented
- Bits [12:8] Not Implemented

SUPV — Supervisor/Unrestricted Data Space

- The SUPV bit places the QSM registers in either supervisor or user data space.
 - 0 = Registers with access controlled by the SUPV bit are accessible in either supervisor or user mode.
 - 1 = Registers with access controlled by the SUPV bit are restricted to supervisor access only.

Bits [6:4] — Not Implemented

IARB[3:0] — Interrupt Arbitration ID

The IARB field is used to arbitrate between simultaneous interrupt requests of the same priority. Each module that can generate interrupt requests must be assigned a unique, non-zero IARB field value.

D.6.2 QSM Test Register


QTEST — QSM Test Register

Used for factory test only.

\$YFFC02



D.6.3 QSM Interrupt Level Register



The values of ILQSPI[2:0] and ILSCI[2:0] in QILR determine the priority of QSPI and SCI interrupt requests.

ILQSPI[2:0] — Interrupt Level for QSPI

When an interrupt request is made, ILQSPI value determines which of the interrupt request signals is asserted; when a request is acknowledged, the QSM compares this value to a mask value supplied by the CPU32 to determine whether to respond. ILQSPI must have a value in the range \$0 (interrupts disabled) to \$7 (highest priority).

ILSCI[2:0] — Interrupt Level for SCI

When an interrupt request is made, ILSCI value determines which of the interrupt request signals is asserted. When a request is acknowledged, the QSM compares this value to a mask value supplied by the CPU32 to determine whether to respond. The field must have a value in the range \$0 (interrupts disabled) to \$7 (highest priority). If ILQSPI[2:0] and ILSCI[2:0] have the same non-zero value, and both submodules simultaneously request interrupt service, the QSPI has priority.

D.6.4 QSM Interrupt Vector Register


QIVF	1 — Q	SM In	terrup	ot Veo	ctor Re	egiste	er							\$YFF	C05
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	QILR INTV[7:0]														
RE	SET:														
								0	0	0	0	1	1	1	1

QIVR determines the value of the interrupt vector number the QSM supplies when it responds to an interrupt acknowledge cycle. At reset, QIVR is initialized to \$0F, the uninitialized interrupt vector number. To use interrupt-driven serial communication, a user-defined vector number must be written to QIVR.

INTV[7:0] — Interrupt Vector Number

The values of INTV[7:1] are the same for both QSPI and SCI interrupt requests; the value of INTV0 used during an interrupt acknowledge cycle is supplied by the QSM. INTV0 is at logic level zero during an SCI interrupt and at logic level one during a QSPI interrupt. A write to INTV0 has no effect. Reads of INTV0 return a value of one.





SCCR0 contains the SCI baud rate selection field. Baud rate must be set before the SCI is enabled. The CPU32 can read and write SCCR0 at any time. Changing the value of SCCR0 bits during a transfer operation can disrupt the transfer.

Bits [15:13] — Not Implemented

SCBR[12:0] - SCI Baud Rate

SCI baud rate is programmed by writing a 13-bit value to this field. Writing a value of zero to SCBR disables the baud rate generator. Baud clock rate is calculated as follows:

SCI Baud Rate =
$$\frac{f_{sys}}{32 \times SCBR[12:0]}$$

or

SCBR[12:0] = $\frac{f_{sys}}{32 \times SCI Baud Rate Desired}$

where SCBR[12:0] is in the range of 1 to 8191.

D.6.6 SCI Control Register 1

SCCR	1 — SC	CI Cor	ntrol F	Regist	er 1								9	\$YFF(C0A
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	LOOPS	WOM S	ILT	PT	PE	М	WAK E	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
RESET:															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

SCCR1 contains SCI configuration parameters, including transmitter and receiver enable bits, interrupt enable bits, and operating mode enable bits. SCCR0 can be read or written at any time. The SCI can modify the RWU bit under certain circumstances. Changing the value of SCCR1 bits during a transfer operation can disrupt the transfer.

Bit 15 — Not Implemented

LOOPS - Loop Mode

0 = Normal SCI operation, no looping, feedback path disabled.

MC68336/376 USER'S MANUAL REGISTER SUMMARY Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com

Semiconductor, Inc eescale



- 1 = Test SCI operation, looping, feedback path enabled.
- WOMS Wired-OR Mode for SCI Pins
 - 0 = If configured as an output, TXD is a normal CMOS output.
 - 1 = If configured as an output, TXD is an open-drain output.
- ILT Idle-Line Detect Type
 - 0 = Short idle-line detect (start count on first one).
 - 1 = Long idle-line detect (start count on first one after stop bit(s)).
- PT Parity Type
 - 0 = Even parity
 - 1 = Odd parity
- PE Parity Enable
 - 0 = SCI parity disabled.
 - 1 = SCI parity enabled.
- M Mode Select
 - 0 = 10-bit SCI frame
 - 1 = 11-bit SCI frame
- WAKE Wakeup by Address Mark
 - 0 = SCI receiver awakened by idle-line detection.
 - 1 = SCI receiver awakened by address mark (last bit set).
- TIE Transmit Interrupt Enable
 - 0 = SCI TDRE interrupts disabled.
 - 1 = SCI TDRE interrupts enabled.
- TCIE Transmit Complete Interrupt Enable
 - 0 = SCI TC interrupts disabled.
 - 1 = SCI TC interrupts enabled.
- **RIE** Receiver Interrupt Enable
 - 0 = SCI RDRF and OR interrupts disabled.
 - 1 = SCI RDRF and OR interrupts enabled.
- ILIE Idle-Line Interrupt Enable
 - 0 = SCI IDLE interrupts disabled.
 - 1 = SCI IDLE interrupts enabled.
- TE Transmitter Enable
 - 0 = SCI transmitter disabled (TXD pin can be used as I/O).
 - 1 = SCI transmitter enabled (TXD pin dedicated to SCI transmitter).
- **RE** Receiver Enable
 - 0 = SCI receiver disabled.
 - 1 = SCI receiver enabled.
- RWU Receiver Wakeup

MC68336/376 **USER'S MANUAL** **REGISTER SUMMARY**





- 0 = Normal receiver operation (received data recognized).
- 1 = Wakeup mode enabled (received data ignored until receiver is awakened).



- 0 = Normal operation
- 1 = Break frame(s) transmitted after completion of current frame.

D.6.7 SCI Status Register

SCSR — SCI Status Register

15				-		9	8	7	6	5	4	3	2	1	0
		NC	DT USEI	C			TDRE	TC	RDRF	RAF	IDLE	OR	NF	FE	PF
RESET:															
0	Δ	0	0	0	0	Δ	- 1	- 1	0	0	0	0	0	0	0

SCSR contains flags that show SCI operating conditions. These flags are cleared either by SCI hardware or by a read/write sequence. The sequence consists of reading SCSR, then reading or writing SCDR.

If an internal SCI signal for setting a status bit comes after reading the asserted status bits, but before writing or reading SCDR, the newly set status bit is not cleared. SCSR must be read again with the bit set and SCDR must be read or written before the status bit is cleared.

A long-word read can consecutively access both SCSR and SCDR. This action clears receive status flag bits that were set at the time of the read, but does not clear TDRE or TC flags. Reading either byte of SCSR causes all 16 bits to be accessed, and any status bit already set in either byte is cleared on a subsequent read or write of SCDR.

TDRE — Transmit Data Register Empty

- 0 = Transmit data register still contains data to be sent to the transmit serial shifter.
- 1 = A new character can now be written to the transmit data register.
- TC Transmit Complete
 - 0 = SCI transmitter is busy.
 - 1 = SCI transmitter is idle.

RDRF — Receive Data Register Full

- 0 = Receive data register is empty or contains previously read data.
- 1 = Receive data register contains new data.
- RAF Receiver Active
 - 0 = SCI receiver is idle.
 - 1 = SCI receiver is busy.
- IDLE Idle-Line Detected
 - 0 = SCI receiver did not detect an idle-line condition.
 - 1 = SCI receiver detected an idle-line condition.
- OR Overrun Error

0 = Receive data register is empty and can accept data from the receive serial

MC68336/376 USER'S MANUAL **REGISTER SUMMARY**

MOTOROLA D-44

Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



\$YFFC0C



shifter.

1 = Receive data register is full and cannot accept data from the receive serial shifter. Any data in the shifter is lost and RDRF remains set.



NF - Noise Error Flag

- 0 = No noise detected in the received data.
- 1 = Noise detected in the received data.
- FE Framing Error
 - 0 = No framing error detected in the received data.
 - 1 = Framing error or break detected in the received data.
- PF Parity Error
 - 0 = No parity error detected in the received data.
 - 1 = Parity error detected in the received data.

D.6.8 SCI Data Register

SCDR — SCI Data Register

\$YFFC0E

15						9	8	7	6	5	4	3	2	1	0
		NO	T USED)			R8/T8	R7/T7	R6/T6	R5/T5	R4/T4	R3/T3	R2/T2	R1/T1	R0/T0
RESET:							-								<u> </u>
0	0	0	0	0	0	0	U	U	U	U	U	U	U	U	U

SCDR consists of two data registers located at the same address. The receive data register (RDR) is a read-only register that contains data received by the SCI serial interface. Data comes into the receive serial shifter and is transferred to RDR. The transmit data register (TDR) is a write-only register that contains data to be transmitted. Data is first written to TDR, then transferred to the transmit serial shifter, where additional format bits are added before transmission. R[7:0]/T[7:0] contain either the first eight data bits received when SCDR is read, or the first eight data bits to be transmitted when SCDR is written. R8/T8 are used when the SCI is configured for nine-bit operation. When the SCI is configured for 8-bit operation, R8/T8 have no meaning or effect.

D.6.9 Port QS Data Register

PORTQS — Port QS Data Register\$YE													
15	8	7	6	5	4	3	2	1	0				
NOT USED		PQS7	PQS6	PQS5	PQS4	PQS3	PQS2	PQS1	PQS0				
RESET													
		0	0	0	0	0	0	0	0				

PORTQS latches I/O data. Writes drive pins defined as outputs. Reads return data present on the pins. To avoid driving undefined data, first write a byte to PORTQS, then configure DDRQS.



	PQSPAR — PORT QS Pin Assignment Register\$YFFC16DDRQS — PORT QS Data Direction Register\$YFFC17														
15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														
0	PQSP A6	PQSP A5	PQSPA 4	PQSP A3	0	PQSPA 1	PQSP A0	DDQS 7	DDQS 6	DDQS 5	DDQS 4	DDQS 3	DDQS 2	DDQS 1	DDQS 0
R	ESET:														
0	0 0 0 0 0 0 0 0 0 0 0 0													0	0

D.6.10 Port QS Pin Assignment Register/Data Direction Register

Clearing a bit in PQSPAR assigns the corresponding pin to general-purpose I/O; setting a bit assigns the pin to the QSPI. PQSPAR does not affect operation of the SCI. **Table D-32** displays PQSPAR pin assignments.

PQSPAR Field	PQSPAR Bit	Pin Function
PQSPA0	0 1	PQS0 MISO
PQSPA1	0 1	PQS1 MOSI
_	—	PQS2 ¹ SCK
PQSPA3	0 1	PQS <u>3</u> PCS0/ SS
PQSPA4	0 1	PQS4 PCS1
PQSPA5	0 1	PQS5 PCS2
PQSPA6	0 1	PQS6 PCS3
_	—	PQS7 ² TXD

Table D-32 PQSPAR Pin Assignments

NOTES:

1. PQS2 is a digital I/O pin unless the SPI is enabled (SPE in SPCR1 set), in which case it becomes the QSPI serial clock SCK.

2. PQS7 is a digital I/O pin unless the SCI transmitter is enabled (TE in

SCCR1 = 1), in which case it becomes the SCI serial output $T\dot{X}D$.

DDRQS determines whether pins configured for general purpose I/O are inputs or outputs. Clearing a bit makes the corresponding pin an input; setting a bit makes the pin an output. DDRQS affects both QSPI function and I/O function.**Table D-33** shows the effect of DDRQS on QSM pin function.







QSM Pin	Mode	DDRQS Bit	Bit State							
	Master		0	Serial data input to QSPI						
MISO	Master	DDQS0	1	Disables data input						
MISO	Slave	DDQ30	0	Disables data output						
	Slave		1	Serial data output from QSPI						
	Master		0	Disables data output						
MOSI	Master	DDQS1	1	Serial data output from QSPI						
MOSI	Slave	DDQ31	0	Serial data input to QSPI						
	Slave		1	Disables data input						
SCK ¹	Master	DDQS2	_	Clock output from QSPI						
SCK	Slave	00032	_	Clock input to QSPI						
	Master		0	Assertion causes mode fault						
PCS0/SS	Master	DDQS3	1	Chip-select output						
FC30/33	Slave	00033	0	QSPI slave select input						
	Slave		1	Disables slave select Input						
	Master		0	Disables chip-select output						
DO0[1:0]	Master		1	Chip-select output						
PCS[1:3]	Slave	DDQS[4:6]	0	Inactive						
	Slave		1	Inactive						
TXD ²	_	DDQS7	Х	Serial data output from SCI						
RXD	_	None	NA	Serial data input to SCI						

Table D-33 Effect of DDRQS on QSM Pin Function

NOTES:

1. PQS2 is a digital I/O pin unless the SPI is enabled (SPE set in SPCR1), in which case it becomes the QSPI serial clock SCK.

2. PQS7 is a digital I/O pin unless the SCI transmitter is enabled (TE set in SCCR1), in which case it becomes the SCI serial data output TXD.

DDRQS determines the direction of the TXD pin only when the SCI transmitter is disabled. When the SCI transmitter is enabled, the TXD pin is an output.

D.6.11 QSPI Control Register 0

ę	SPCR0 — QSPI Control Register 0 \$YFFC18																
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0															0		
	MSTR	WOM Q		BITS	6[3:0]		CPOL	CPHA									
-	RESET:																
	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	

SPCR0 contains parameters for configuring the QSPI and enabling various modes of operation. The CPU32 has read/write access to SPCR0, but the QSM has read access only. SPCR0 must be initialized before QSPI operation begins. Writing a new value to SPCR0 while the QSPI is enabled disrupts operation.

MSTR — Master/Slave Mode Select

0 = QSPI is a slave device.

MC68336/376 USER'S MANUAL

REGISTER SUMMARY Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



1 = QSPI is the system master.



- 0 = Pins designated for output by DDRQS operate in normal mode.
- 1 = Pins designated for output by DDRQS operate in open-drain mode.

BITS[3:0] — Bits Per Transfer

In master mode, when BITSE is set in a command RAM byte, BITS[3:0] determines the number of data bits transferred. When BITSE is cleared, eight bits are transferred. Reserved values default to eight bits. In slave mode, the command RAM is not used and the setting of BITSE has no effect on QSPI transfers. Instead, the BITS[3:0] field determines the number of bits the QSPI will receive during each transfer before storing the received data.

Table D-34 shows the number of bits per transfer.

BITS[3:0]	Bits per Transfer
0000	16
0001	Reserved
0010	Reserved
0011	Reserved
0100	Reserved
0101	Reserved
0110	Reserved
0111	Reserved
1000	8
1001	9
1010	10
1011	11
1100	12
1101	13
1110	14
1111	15

Table D-34 Bits Per Transfer

CPOL — Clock Polarity

0 = The inactive state of SCK is logic zero.

1 = The inactive state of SCK is logic one.

CPOL is used to determine the inactive state of the serial clock (SCK). It is used with CPHA to produce a desired clock/data relationship between master and slave devices.

CPHA — Clock Phase

- 0 = Data is captured on the leading edge of SCK and changed on the trailing edge of SCK.
- 1 = Data is changed on the leading edge of SCK and captured on the trailing edge of SCK

CPHA determines which edge of SCK causes data to change and which edge causes

MC68336/376	REGISTER SUMMARY	MOTOROLA
USER'S MANUAL	Rev. 15 Oct 2000	D-48
	For More Information On This Product, Go to: www.freescale.com	





data to be captured. CPHA is used with CPOL to produce a desired clock/data relationship between master and slave devices.



SPBR[7:0] — Serial Clock Baud Rate

The QSPI uses a modulus counter to derive the SCK baud rate from the MCU system clock. Baud rate is selected by writing a value from 2 to 255 into SPBR[7:0]. The following equation determines the SCK baud rate:

SCK Baud Rate =
$$\frac{f_{sys}}{2 \times SPBR[7:0]}$$

or

SPBR[7:0] = $\frac{f_{sys}}{2 \times SCK Baud Rate Desired}$

Giving SPBR[7:0] a value of zero or one disables the baud rate generator. SCK is disabled and assumes its inactive state value. No serial transfers occur. At reset, the SCK baud rate is initialized to one eighth of the system clock frequency.

D.6.12 QSPI Control Register 1

SPCR1 — QSPI Control Register 1\$YFFC1A																	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
SPE			D	SCKL[6	:0]			DTL[7:0]									
RESET:																	
0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0		

SPCR1 enables the QSPI and specified transfer delays. The CPU32 has read/write access to SPCR1, but the QSM has read access only to all bits except SPE. SPCR1 must be written last during initialization because it contains SPE. Writing a new value to SPCR1 while the QSPI is enabled disrupts operation.

SPE — QSPI Enable

0 = QSPI is disabled. QSPI pins can be used for general-purpose I/O.

1 = QSPI is enabled. Pins allocated by PQSPAR are controlled by the QSPI.

DSCKL[6:0] — Delay before SCK

When the DSCK bit is set in a command RAM byte, this field determines the length of the delay from PCS valid to SCK transition. PCS can be any of the four peripheral chipselect pins. The following equation determines the actual delay before SCK:

PCS to SCK Delay =
$$\frac{\text{DSCKL[6:0]}}{f_{\text{sys}}}$$

MC68336/376 USER'S MANUAL REGISTER SUMMARY Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



where DSCKL[6:0] equals is in the range of 1 to 127.

When DSCK is zero in a command RAM byte, then DSCKL[6:0] is not used. Instead, the PCS valid to SCK transition is one-half the SCK period.



DTL[7:0] — Length of Delay after Transfer

When the DT bit is set in a command RAM byte, this field determines the length of the delay after a serial transfer. The following equation is used to calculate the delay:

Delay after Transfer = $\frac{32 \times DTL[7:0]}{System Clock}$

where DTL equals is in the range of 1 to 255. A zero value for DTL[7:0] causes a delay-after-transfer value of 8192 \div f_{sys}. If DT is zero in a command RAM byte, a standard delay is inserted.

Standard Delay after Transfer =
$$\frac{17}{f_{sys}}$$

Delay after transfer can be used to provide a peripheral deselect interval. A delay can also be inserted between consecutive transfers to allow serial A/D converters to complete conversion.

D.6.13 QSPI Control Register 2

SPCR	SPCR2 — QSPI Control Register 2 \$YFFC1C														
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0															0
SPIFIE	WRE N	WRT O	0		ENDQ	P[3:0]		0	0	0	0		NEWC	QP[3:0]	
RESET:															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

SPCR2 contains QSPI queue pointers, wraparound mode control bits, and an interrupt enable bit. The CPU32 has read/write access to SPCR2, but the QSM has read access only. SPCR2 is buffered. New SPCR2 values become effective only after completion of the current serial transfer. Rewriting NEWQP in SPCR2 causes execution to restart at the designated location. Reads of SPCR2 return the value of the register, not the buffer.

SPIFIE — SPI Finished Interrupt Enable

- 0 = QSPI interrupts disabled.
- 1 = QSPI interrupts enabled.
- WREN Wrap Enable
 - 0 = Wraparound mode disabled.
 - 1 = Wraparound mode enabled.

WRTO - Wrap To

MC68336/376 USER'S MANUAL REGISTER SUMMARY Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



- 0 = Wrap to pointer address \$0.
- 1 = Wrap to address in NEWQP.
- Bit 12 Not Implemented
- ENDQP[3:0] Ending Queue Pointer This field contains the last QSPI queue address.
- Bits [7:4] Not Implemented
- NEWQP[3:0] New Queue Pointer Value This field contains the first QSPI queue address.

D.6.14 QSPI Control Register 3

ļ	SPCR3 — QSPI Control Register \$YFFC1E															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	LOOP Q	HMIE	HALT				SP	SR			
	RES	SET:														
	0 0 0 0 0 0 0															

SPCR3 contains the loop mode enable bit, halt and mode fault interrupt enable, and the halt control bit. The CPU32 has read/write access to SPCR3, but the QSM has read access only. SPCR3 must be initialized before QSPI operation begins. Writing a new value to SPCR3 while the QSPI is enabled disrupts operation.

Bits [15:11] - Not Implemented

LOOPQ — QSPI Loop Mode

0 = Feedback path disabled.

1 = Feedback path enabled.

LOOPQ controls feedback on the data serializer for testing.

HMIE — HALTA and MODF Interrupt Enable

0 = HALTA and MODF interrupts disabled.

1 = HALTA and MODF interrupts enabled.

HMIE enables interrupt requests generated by the HALTA status flag or the MODF status flag in SPSR.

HALT — Halt QSPI

0 = QSPI operates normally.

1 = QSPI is halted for subsequent restart.

When HALT is set, the QSPI stops on a queue boundary. It remains in a defined state from which it can later be restarted.

For More Information On This Product, Go to: www.freescale.com





	D.6.1	5 QS	PI Sta	atus F	Regist	ter											
ç	SPSF	PSR — QSPI Status Register \$YFFC1F															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
				SPO	CR3				SPIF	MOD F	HAL- TA	0		CPTC	0P[3:0]		
_	RES	ET:															
									0	0	0	0	0	0	0	0	

SPSR contains information concerning the current serial transmission. Only the QSPI can set bits in SPSR. The CPU32 reads SPSR to obtain QSPI status information and writes it to clear status flags.

SPIF — QSPI Finished Flag

0 = QSPI is not finished.

1 = QSPI is finished.

SPIF is set after execution of the command at the address in ENDQP[3:0].

MODF — Mode Fault Flag

- 0 = Normal operation.
- 1 = Another SPI node requested to become the network SPI master while the QSPI was enabled in master mode (SS input taken low).

The QSPI asserts MODF when the QSPI is in master mode (MSTR = 1) and the \overline{SS} input pin is negated by an external driver.

HALTA — Halt Acknowledge Flag

- 0 = QSPI is not halted.
- 1 = QSPI is halted.

HALTA is set when the QSPI halts in response to setting the SPCR3 HALT bit.

Bit 4 — Not Implemented

CPTQP[3:0] — Completed Queue Pointer

CPTQP[3:0] points to the last command executed. It is updated when the current command is complete. When the first command in a queue is executing, CPTQP[3:0] contains either the reset value \$0 or a pointer to the last command completed in the previous queue.

D.6.16 Receive Data RAM

RR[0:F] — Receive Data RAM

Data received by the QSPI is stored in this segment. The CPU32 reads this segment to retrieve data from the QSPI. Data stored in receive RAM is right-justified. Unused bits in a receive queue entry are set to zero by the QSPI upon completion of the individual queue entry. Receive RAM data can be accessed using byte, word, or longword addressing.

\$YFFD00 - \$YFFD0E




D.6.17 Transmit Data RAM

TR[0:F] — Transmit Data RAM

Data that is to be transmitted by the QSPI is stored in this segment. The CPU32 normally writes one word of data into this segment for each queue command to be executed. Information to be transmitted must be written to transmit data RAM in a right-justified format. The QSPI cannot modify information in the transmit data RAM. The QSPI copies the information to its data serializer for transmission. Information remains in transmit RAM until overwritten.

D.6.18 Command RAM



NOTES:

1. The PCS0 bit represents the dual-function $PCS0/\overline{SS}$.

Command RAM is used by the QSPI when in master mode. The CPU32 writes one byte of control information to this segment for each QSPI command to be executed. The QSPI cannot modify information in command RAM.

Command RAM consists of 16 bytes. Each byte is divided into two fields. The peripheral chip-select field enables peripherals for transfer. The command control field provides transfer options.

A maximum of 16 commands can be in the queue. Queue execution proceeds from the address in NEWQP through the address in ENDQP (both of these fields are in SPCR2).

CONT — Continue

- 0 = Control of chip selects returned to PORTQS after transfer is complete.
- 1 = Peripheral chip selects remain asserted after transfer is complete.
- BITSE Bits per Transfer Enable
 - 0 = Eight bits
 - 1 = Number of bits set in BITS field of SPCR0.
- DT Delay after Transfer
 - 0 = Delay after transfer is $17 \div f_{sys}$.
 - 1 = SPCR1 DTL[7:0] specifies delay after transfer PCS valid to SCK.

MC68336/376 USER'S MANUAL **REGISTER SUMMARY**

MOTOROLA D-53

Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



\$YFFD40 – \$YFFD4F

\$YFFD20 - \$YFFD3F



DSCK — PCS to SCK Delay

- 0 = PCS valid to SCK delay is one-half SCK.
- 1 = SPCR1 DSCKL[6:0] specifies delay from PCS valid to SCK.



PCS[3:0] — Peripheral Chip Select

Use peripheral chip-select bits to select an external device for serial data transfer. More than one peripheral chip select may be activated at a time, and more than one peripheral chip can be connected to each PCS pin, provided proper fanout is observed. PCS0 shares a pin with the slave select (SS) signal, which initiates slave mode serial transfer. If SS is taken low when the QSPI is in master mode, a mode fault occurs.

D.7 Configurable Timer Module 4

Table D-35 shows the CTM4 address map. All CTM4 control registers reside in supervisor space only.

Address ¹	15	0
\$YFF400	BIUSM Module Configuration Register (BIUMCR)	
\$YFF402	BIUSM Test Register (BIUTEST)	
\$YFF404	BIUSM Time Base Register (BIUTBR)	
\$YFF406	Reserved	
\$YFF408	CPSM Control Register (CPCR)	
\$YFF40A	CPSM Test Register (CPTR)	
\$YFF40C - \$YFF40E	Reserved	
\$YFF410	MCSM2 Status/Interrupt/Control Register (MCSM2SIC)	
\$YFF412	MCSM2 Counter (MCSM2CNT)	
\$YFF414	MCSM2 Modulus Latch (MCSM2ML)	
\$YFF416	Reserved	
\$YFF418	DASM3 Status/Interrupt/Control Register (DASM3SIC)	
\$YFF41A	DASM3 Register A (DASM3A)	
\$YFF41C	DASM3 Register B (DASM3B)	
\$YFF41E	Reserved	
\$YFF420	DASM4 Status/Interrupt/Control Register (DASM4SIC)	
\$YFF422	DASM4 Register A (DASM4A)	
\$YFF424	DASM4 Register B (DASM4B)	
\$YFF426	Reserved	
\$YFF428	PWMSM5 Status/Interrupt/Control Register (PWM5SIC)	
\$YFF42A	PWMSM5 Period (PWM5A)	
\$YFF42C	PWMSM5 Pulse Width (PWM5B)	
\$YFF42E	PWMSM5 Counter (PWM5C)	
\$YFF430	PWMSM6 Status/Interrupt/Control Register (PWM6SIC)	
\$YFF432	PWMSM6 Period (PWM6A)	
\$YFF434	PWMSM6 Pulse Width (PWM6B)	
\$YFF436	PWMSM6 Counter (PWM6C)	

Table D-35 CTM4 Address Map

MC68336/376 USER'S MANUAL

REGISTER SUMMARY

MOTOROLA D-54

Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com






Table D-35 CTM4 Address Map (Continued)

NOTES:

1. Y = M111, where M is the logic state of the module mapping (MM) bit in the SIMCR.

D.7.1 BIU Module Configuration Register

BIUMCR — BIU Module Configuration Register

\$YFF400

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
STOP	FRZ	NOT USED	VEC.	T[7:6]	ľ	ARB[2:0]	NOT	USED	TBRS 1		NOT	USED		TBRS 0
RES	SET:														
0	0		1	1	0	0	0			0					0

STOP — Low-Power Stop Mode Enable

When the STOP bit is set, the clock to the CTM4 is shutdown, placing the module into low-power stop mode. The BIUSM still operates in low-power stop mode, allowing the submodule control and data registers to be accessed.

- 0 = Enable CTM4 clocks.
- 1 = Disable CTM4 clocks.

FRZ — FREEZE Assertion Response

The FRZ bit controls CTM4 response to assertion of the IMB FREEZE signal. Since

MC68336/376 REGISTER SUMMARY USER'S MANUAL Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



the BIUSM propagates FREEZE to the CTM4 submodules via the submodule bus, the setting of FRZ affects all CTM4 submodules.

0 = CTM4 ignores the IMB FREEZE signal.

1 = CTM4 submodules freeze when the IMB FREEZE signal is asserted.

VECT[7:6] — Interrupt Vector Base Number

This bit field selects the base interrupt vector number for the CTM4. Of the eight bits necessary for a vector number, the six low-order bits are hardware defined on a submodule basis, while the two remaining bits are provided by VECT[7:6]. This places the CTM4 vectors in one of four possible positions in the interrupt vector table. Refer to Table D-36.

Table D-36 Interrupt Vector Base Numl	per Bit Field
---------------------------------------	---------------

VECT7	VECT6	Resulting Base Vector Number
0	0	\$00
0	1	\$40
1	0	\$80
1	1	\$C0

IARB[2:0] — Interrupt Arbitration Identification ID

This bit field and the IARB3 bit within each submodule capable of requesting interrupts determine the arbitration identification numbers for each submodule requesting interrupt service.

TBRS1, TBRS0 — Time Base Register Bus Select Bits

These bits specify which time base bus is accessed when the time base register (BIUTBR) is read. Refer to Table D-37.

Table D-37 Time Base Register Bus Select Bits


TBRS1	TBRS0	Time Base Bus
0	0	TBB1
0	1	TBB2
1	0	TBB3
1	1	TBB4

D.7.2 BIUSM Test Configuration Register

BIUTEST — BIUSM Test Configuration Register

Used only during factory test.

D.7.3 BIUSM Time Base Register



Go to: www.freescale.com

Semiconductor, I

\$YFF402



BIUTBR is a read-only register used to read the value present on one of the time base buses. The time base bus accessed is determined by TBRS1 and TBRS0 in BIUMCR.



D.7.4 CPSM Control Register

С	PCR	— c	PSM	Cont	rol R	egist	er								\$YFF	408
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						NOT L	JSED						PRUN	DIV23	PSEI	_[1:0]
	RESE	ET:														
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

PRUN — Prescaler Running

The PRUN bit is a read/write control bit that turns the prescaler counter on and off. This bit allows the counters in various CTM4 submodules to be synchronized.

- 0 = Prescaler divider is held in reset and is not running.
- 1 = Prescaler is running.

DIV23 — Divide By 2/Divide By 3

The DIV23 bit is a read/write control bit that selects the division ratio of the first prescaler stage. It may be changed at any time.

0 = First prescaler stage divides by two.

1 = First prescaler stage divides by three.

PSEL[1:0] — Prescaler Division Ratio Select

This bit field selects the division ratio of the programmable prescaler output signal PCLK6. Refer to **Table D-38**.

Presca	ler Cont	rol Bits	Prescaler Division Ratio									
DIV23	PSEL1	PSEL0	PCLK1	PCLK2	PCLK3	PCLK4	PCLK5	PCLK6				
0	0	0	2	4	8	16	32	64				
0	0	1	2	4	8	16	32	128				
0	1	0	2	4	8	16	32	256				
0	1	1	2	4	8	16	32	512				
1	0	0	3	6	12	24	48	96				
1	0	1	3	6	12	24	48	192				
1	1	0	3	6	12	24	48	384				
1	1	1	3	6	12	24	48	768				

Table D-38 Prescaler Division Ratio Select Field

D.7.5 CPSM Test Register

CPTR — CPSM Test Register

Used only during factory test.

\$YFF40A



Semiconductor, I

0

eescal

Freescale Semiconductor, Inc.

I	D.7.6	FCS	M Stat	tus/I	nterru	pt/Co	ontrol	Regi	ster								
I	FCSN	ISIC	— FC	SM S	Status	/Interr	upt/C	ontrol	Regi	ster					\$YFF	460	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	COF		IL[2:0]		IARB3	NOT USED	DRVA	DRVB	IN		NOT	JSED		l	CLK[2:0]		
	RES	SET:															
	U	0	0	0	0		0	0	U					0	0	0	

COF — Counter Overflow Flag This flag indicates whether or not a counter overflow has occurred. An overflow is defined as the transition of the counter from \$FFFF to \$0000. If the IL[2:0] field is nonzero, an interrupt request is generated when the COF bit is set.

- 0 = Counter overflow has not occurred
- 1 = Counter overflow has occurred

This flag bit is set only by hardware and cleared by software or system reset. To clear the flag, first read the bit as a one, then write a zero to the bit.

IL[2:0] — Interrupt Level

When the FCSM generates an interrupt request, IL[2:0] determines which of the interrupt request signals is asserted. When a request is acknowledged, the CTM4 compares IL[2:0] to a mask value supplied by the CPU32 to determine whether to respond. IL[2:0] must have a value in the range of \$0 (interrupts disabled) to \$7 (highest priority).

IARB3 — Interrupt Arbitration Bit 3

This bit and the IARB[2:0] field in BIUMCR are concatenated to determine the interrupt arbitration number for the submodule requesting interrupt service. Refer to *D.7.1 BIU Module Configuration Register* for more information on IARB[2:0].

DRV[A:B] — Drive Time Base Bus

This field controls the connection of the FCSM to time base buses A and B. Refer to **Table D-39**.

DRVA	DRVB	Bus Selected
0	0	Neither time base bus A nor bus B is driven
0	1	Time base bus B is driven
1	0	Time base bus A is driven
1	1	Both time base bus A and bus B are driven

Table D-39 Drive Time Base Bus Field

WARNING

Two time base buses should not be driven at the same time.

IN — Clock Input Pin Status

This read-only bit reflects the logic state of the clock input pin CTM2C. Writing to this bit has no effect nor does reset.

MC68336/376 USER'S MANUAL REGISTER SUMMARY Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



CLK[2:0] — Counter Clock Select Field


These read/write control bits select one of the six CPSM clock signals (PCLK[1:6]) or one of two external conditions on CTM2C to clock the free-running counter. The maximum frequency of an external clock signal is $f_{sys}/4$. Refer to Table D-40.



Table D-40 Counter Clock Select Field

CLK2	CLK1	CLK0	Free Running Counter Clock Source
0	0	0	Prescaler output 1 (/2 or /3)
0	0	1	Prescaler output 2 (/4 or /6)
0	1	0	Prescaler output 3 (/8 or /12)
0	1	1	Prescaler output 4 (/16 or /24)
1	0	0	Prescaler output 5 (/32 or /48)
1	0	1	Prescaler output 6 (/64 or /512 or /96 to /768)
1	1	0	CTM2C input pin, negative edge
1	1	1	CTM2C input pin, positive edge

D.7.7 FCSM Counter Register



The FCSM counter register is a read/write register. A read returns the current value of the counter. A write loads the counter with the specified value. The counter then begins incrementing from this new value.

D.7.8 MCSM Status/Interrupt/Control Registers

			C — № SIC —												\$YFF4 \$YFF4	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	COF		IL[2:0]		IARB3	NOT USED	DRVA	DRVB	IN2	IN1	EDGE N	EDGE P	NOT USED		CLK[2:0]	
-	RES	SET:														
	U	0	0	0	0	0	0	0	U	U	0	0	0	0	0	0

COF — Counter Overflow Flag

This bit indicates whether or not a counter overflow has occurred. An overflow of the MCSM counter is defined as the transition of the counter from \$FFFF to \$xxxx, where \$xxxx is the value contained in the modulus latch. If the IL[2:0] field is non-zero, an interrupt request is generated when the COF bit is set.

- 0 = Counter overflow has not occurred
- 1 = Counter overflow has occurred

This flag bit is set only by hardware and cleared only by software or by system reset.

MC68336/376 USER'S MANUAL REGISTER SUMMARY Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



To clear the flag, first read the bit as a one, then write a zero to the bit.

IL[2:0] — Interrupt Level Field

When the MCSM generates an interrupt request, IL[2:0] determines which of the interrupt request signals is asserted. When a request is acknowledged, the CTM4 compares IL[2:0] to a mask value supplied by the CPU32 to determine whether to respond. IL[2:0] must have a value in the range of \$0 (interrupts disabled) to \$7 (highest priority).

IARB3 — Interrupt Arbitration Bit 3

This bit and the IARB[2:0] field in BIUMCR are concatenated to determine the interrupt arbitration number for the submodule requesting interrupt service. Refer to *D.7.1 BIU Module Configuration Register* for more information on IARB[2:0].

DRV[A:B] — Drive Time Base Bus

This field controls the connection of the MCSM to time base buses A and B. Refer to Table D-41.

DRVA	DRVB	Bus Selected
0	0	Neither time base bus A nor bus B is driven
0	1	Time base bus B is driven
1	0	Time base bus A is driven
1	1	Both time base bus A and bus B are driven

Table D-41 Drive Time Base Bus Field

WARNING

Two time base buses should not be driven at the same time.

IN2 — Clock Input Pin Status

This read-only bit reflects the logic state of the clock input pin CTM2C. Writing to this bit has no effect nor does reset.

IN1 — Modulus Load Input Pin Status

This read-only bit reflects the logic state of the modulus load input pin CTD9. Writing to this bit has no effect nor does reset.

EDGEN, EDGEP — Modulus Load Edge Sensitivity Bits

These read/write control bits select which edge on CTD9 triggers the modulus load input. Refer to **Table D-42**.

Table D-42 Modulus Load Edge Sensitivity Bits

EDGEN	EDGEP	IN1 Edge Detector Sensitivity
0	0	None
0	1	Positive edge only
1	0	Negative edge only
1	1	Positive and negative edge

CLK[2:0] — Counter Clock Select Field

MC68336/376 USER'S MANUAL REGISTER SUMMARY Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com






These read/write control bits select one of the six CPSM clock signals (PCLK[1:6]) or one of two external conditions on CTM2C to clock the modulus counter. The maximum frequency of an external clock signal is $f_{sys}/4$. Refer to Table D-43.



Table D-43 Counter Clock Select Field

CLK2	CLK1	CLK0	Free Running Counter Clock Source
0	0	0	Prescaler output 1 (/2 or /3)
0	0	1	Prescaler output 2 (/4 or /6)
0	1	0	Prescaler output 3 (/8 or /12)
0	1	1	Prescaler output 4 (/16 or /24)
1	0	0	Prescaler output 5 (/32 or /48)
1	0	1	Prescaler output 6 (/64 to /768)
1	1	0	CTM2C input pin, negative edge
1	1	1	CTM2C input pin, positive edge

D.7.9 MCSM Counter Registers



The MCSM counter register is a read/write register. A read returns the current value of the counter. A write simultaneously loads both the counter and the MCSM modulus latch with the specified value. The counter then begins incrementing from this new value.

D.7.10 MCSM Modulus Latch Registers

	MCSM2ML — MCSM2 Modulus Latch\$YFF414MCSM11ML — MCSM11 Modulus Latch\$YFF45C															
F	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RES	SET:														
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The MCSM modulus latch register is a read/write register. A read returns the current value of the latch. A write pre-loads the latch with a new value that the modulus counter will begin counting from when the next load condition occurs.



D.7.11 DASM Status/Interrupt/Control Registers

DASM3SIC — DASM3 Status/Interrupt/Control Register DASM4SIC — DASM4 Status/Interrupt/Control Register DASM9SIC — DASM9 Status/Interrupt/Control Register DASM10SIC — DASM10 Status/Interrupt/Control Register



\$YFF450

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FLAG		IL[2:0]		IARB3	NOT USED	WOR	BSL	IN	FORC A	FORC B	ED- POL		MOD	E[3:0]	
RES	SET:														
0	0	0	0	0		0	0	U	0	0	0	0	0	0	0

FLAG — Event Flag

This status bit indicates whether or not an input capture or output compare event has occurred. If the IL[2:0] field is non-zero, an interrupt request is generated when the FLAG bit is set.

0 = An input capture or output compare event has not occurred

1 = An input capture or output compare event has occurred

Table D-44 shows the status of the FLAG bit in different DASM operating modes.

Table D-44 DASM Mode Flag Status Bit States

Mode	Flag Status Bit State
DIS	FLAG bit is reset
IPWM	FLAG bit is set each time there is a capture on channel A
IPM	FLAG bit is set each time there is a capture on channel A, except for the first time
IC	FLAG bit is set each time there is a capture on channel A
OCB	FLAG bit is set each time there is a successful comparison on channel B
OCAB	FLAG bit is set each time there is a successful comparison on either channel A or B
OPWM	FLAG bit is set each time there is a successful comparison on channel A

The FLAG bit is set by hardware and cleared by software, or by system reset. Clear the FLAG bit either by writing a zero to it, having first read the bit as a one, or by selecting the DIS mode.

IL[2:0] — Interrupt Level

When the DASM generates an interrupt request, IL[2:0] determines which of the interrupt request signals is asserted. When a request is acknowledged, the CTM4 compares IL[2:0] to a mask value supplied by the CPU32 to determine whether to respond. IL[2:0] must have a value in the range of \$0 (interrupts disabled) to \$7 (highest priority).

IARB3 — Interrupt Arbitration Bit 3

This bit and the IARB[2:0] field in BIUMCR are concatenated to determine the interrupt arbitration number for the submodule requesting interrupt service. Refer to *D.7.1 BIU Module Configuration Register* for more information on IARB[2:0].

WOR — Wired-OR Mode

MC68336/376 USER'S MANUAL REGISTER SUMMARY Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



In the DIS, IPWM, IPM and IC modes, the WOR bit is not used. Reading this bit returns the value that was previously written.

In the OCB, OCAB and OPWM modes, the WOR bit selects whether the output buffer is configured for open-drain or normal operation.



- 0 = Output buffer operates in normal mode.
- 1 = Output buffer operates in open-drain mode.
- BSL Bus Select

This bit selects the time base bus connected to the DASM.

- 0 = DASM is connected to time base bus A.
- 1 = DASM is connected to time base bus B.
- IN Input Pin Status

In the DIS, IPWM, IPM and IC modes, this read-only status bit reflects the logic level on the input pin.

In the OCB, OCAB and OPWM modes, reading this bit returns the value latched on the output flip-flop, after EDPOL polarity selection.

Writing to this bit has no effect.

FORCA — Force A

In the OCB, OCAB and OPWM modes, FORCA bit allows software to force the output flip-flop to behave as if a successful comparison had occurred on channel A (except that the FLAG bit is not set). Writing a one to FORCA sets the output flip-flop; writing a zero has no effect.

In the DIS, IPWM, IPM and IC modes, the FORCA bit is not used and writing to it has no effect.

FORCA is cleared by reset, and always reads as zero.

NOTE

Writing a one to both FORCA and FORCB simultaneously resets the output flip-flop.

FORCB — Force B

In the OCB, OCAB and OPWM modes, FORCB allows software to force the output flipflop to behave as if a successful comparison had occurred on channel B (except that the FLAG bit is not set). Writing a one to FORCB sets the output flip-flop, writing a zero has no effect.

In the DIS, IPWM, IPM and IC modes, the FORCB bit is not used and writing to it has no effect.

FORCB is cleared by reset, and always reads as zero.

NOTE

Writing a one to both FORCA and FORCB simultaneously resets the output flip-flop.

MC68336/376 USER'S MANUAL **REGISTER SUMMARY**

MOTOROLA D-63

Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



EDPOL — Edge Polarity Bit

EDPOL selects different options depending on the DASM operating mode. Refer to **Table D-45**.



MODE	EDPOL	Function						
DIS	х	EDPOL is not used in DIS mode						
IPWM	0	Channel A captures on a rising edge Channel B captures on a falling edge						
	1	Channel A captures on a falling edge Channel B captures on a rising edge						
IPM, IC	0	Channel A captures on a rising edge						
ii ivi, iO	1	Channel A captures on a falling edge						
OCB, OCAB, OPWM	0	A compare on channel A sets the output pin to logic 1 A compare on channel B clears the output pin to logic 0						
	1	A compare on channel A clears the output pin to logic 0 A compare on channel B sets the output pin to logic 1						

Table D-45 Edge Polarity

MODE[3:0] — DASM Mode Select

This bit field selects the mode of operation of the DASM. Refer to Table D-46.

NOTE

To avoid spurious interrupts, DASM interrupts should be disabled before changing the operating mode.

Table D-46 DASM Mode Select Field

MODE[3:0]	Bits of Resolution	Time Base Bits Ignored	DASM Operating Mode							
0000	—	—	DIS – Disabled							
0001	16	—	IPWM – Input pulse width measurement							
0010	16	—	IPM – Input measurement period							
0011	16	—	IC – Input capture							
0100	16	—	OCB – Output compare, flag on B compare							
0101	16	—	OCAB – Output compare, flag on A and B compare							
011X	—	—	Not used							
1000	16	—	OPWM – Output pulse width modulation							
1001	15	15	OPWM – Output pulse width modulation							
1010	14	[15:14]	OPWM – Output pulse width modulation							
1011	13	[15:13]	OPWM – Output pulse width modulation							
1100	12	[15:12]	OPWM – Output pulse width modulation							
1101	11	[15:11]	OPWM – Output pulse width modulation							
1110	9	[15:9]	OPWM – Output pulse width modulation							
1111	7	[15:7]	OPWM – Output pulse width modulation							



DASI DASI DASI DASI	И4А - И9А -	– DA – DA	SM4 I SM9 I	Data I Data I	Regist Regist	ter A ter A	A							\$YFF \$YFF \$YFF \$YFF	422 44 A	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RES	SET:															
U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	

DASMA is the data register associated with channel A. **Table D-47** shows how DASMA is used with the different modes of operation.

Mode	DASMA Operation
DIS	DASMA can be accessed to prepare a value for a subsequent mode selection
IPWM	DASMA contains the captured value corresponding to the trailing edge of the measured pulse
IPM	DASMA contains the captured value corresponding to the most recently detected user-specified rising or falling edge
IC	DASMA contains the captured value corresponding to the most recently detected user-specified rising or falling edge
ОСВ	DASMA is loaded with the value corresponding to the leading edge of the pulse to be generated. Writ- ing to DASMA in the OCB and OCAB modes also enables the corresponding channel A comparator until the next successful comparison.
OCAB	DASMA is loaded with the value corresponding to the leading edge of the pulse to be generated. Writ- ing to DASMA in the OCB and OCAB modes also enables the corresponding channel A comparator until the next successful comparison.
OPWM	DASMA is loaded with the value corresponding to the leading edge of the PWM pulse to be generated.

Table D-47 DASMA Operations

D.7.13 DASM Data Register B

D.7.12 DASM Data Register A

DAS DAS	DASM3B — DASM3 Data Register B\$YFF41CDASM4B — DASM4 Data Register B\$YFF424DASM9B — DASM9 Data Register B\$YFF44CDASM10B — DASM10 Data Register B\$YFF454														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RE	SET:														
U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U

DASMB is the data register associated with channel B. **Table D-48** shows how DASMB is used with the different modes of operation. Depending on the mode selected, software access is to register B1 or register B2.





Mode

Table D-48 DASMB Operations

DASMB Operation



Mode	
DIS	DASMB can be accessed to prepare a value for a subsequent mode selection. In this mode, register B1 is accessed in order to prepare a value for the OPWM mode. Unused register B2 is hidden and cannot be read, but is written with the same value as register B1 is written.
IPWM	DASMB contains the captured value corresponding to the trailing edge of the measured pulse. In this mode, register B2 is accessed. Buffer register B1 is hidden and cannot be accessed.
IPM	DASMB contains the captured value corresponding to the most recently detected user-specified ris- ing or falling edge. In this mode, register B2 is accessed. Buffer register B1 is hidden and cannot be accessed.
IC	DASMB contains the captured value corresponding to the most recently detected user-specified ris- ing or falling edge. In this mode, register B2 is accessed. Buffer register B1 is hidden and cannot be accessed.
OCB	DASMB is loaded with the value corresponding to the trailing edge of the pulse to be generated. Writ- ing to DASMB in the OCB and OCAB modes also enables the corresponding channel B comparator until the next successful comparison. In this mode, register B2 is accessed. Buffer register B1 is hid- den and cannot be accessed.
OCAB	DASMB is loaded with the value corresponding to the trailing edge of the pulse to be generated. Writ- ing to DASMB in the OCB and OCAB modes also enables the corresponding channel B comparator until the next successful comparison. In this mode, register B2 is accessed. Buffer register B1 is hid- den and cannot be accessed.
OPWM	DASMB is loaded with the value corresponding to the trailing edge of the PWM pulse to be generated. In this mode, register B1 is accessed. Buffer register B2 is hidden and cannot be accessed.

D.7.14 PWM Status/Interrupt/Control Register

PWM6SIC — PWM6 Status/Interrupt/Control RegisterStatus/Interrupt/Control Register PWM7SIC — PWM7 Status/Interrupt/Control RegisterStatus/Interrupt/Control Register														\$YFF \$YFF \$YFF \$YFF	430 438
15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0														0
FLAG	FLAG IL[2:0] IARB3 NOT USED PIN NOT USED POL EN CLK[2:0]														
RES	RESET:														
0	0	0	0	0				0		0	0	0	0	0	0

FLAG — Period Completion Status

This status bit indicates when the PWM output period has been completed.

0 = PWM period is not complete.

1 = PWM period is complete.


The FLAG bit is set each time a PWM period is completed. Whenever the PWM is enabled, the FLAG bit is set immediately to indicate that the contents of the buffer registers PWMA2 and PWMB2 have been updated, and that the period using these new values has started. It also indicates that the user accessible period and pulse width registers PWMA1 and PWMB1 can be loaded with values for the next PWM period. Once set, the FLAG bit remains set and is not affected by any subsequent period completions, until it is cleared.

Only software can clear the FLAG bit. To clear FLAG, first read the bit as one then

MC68336/376	REGISTER SUMMARY
USER'S MANUAL	Rev. 15 Oct 2000
	For More Information On This Product, Go to: www.freescale.com



write a zero to the bit. Writing a one to FLAG has no effect. When the PWM is disabled, FLAG remains cleared.



IL[2:0] — Interrupt Level Field

When the PWMSM generates an interrupt request, IL[2:0] determines which of the interrupt request signals is asserted. When a request is acknowledged, the CTM4 compares IL[2:0] to a mask value supplied by the CPU32 to determine whether to respond. IL[2:0] must have a value in the range of \$0 (interrupts disabled) to \$7 (highest priority).

IARB3 — Interrupt Arbitration Bit 3

This bit and the IARB[2:0] field in BIUMCR are concatenated to determine the interrupt arbitration number for the submodule requesting interrupt service. Refer to **D.7.1 BIU Module Configuration Register** for more information on IARB[2:0].

PIN — Output Pin Status

This status bit indicates the logic state present on the PWM output pin.

- 0 =Logic zero present on the PWM output pin.
- 1 = Logic one present on the PWM output pin.

PIN is a read-only bit; writing to it has no effect.

LOAD — Period and Pulse Width Register Load Control

Setting LOAD reinitializes the PWMSM and starts a new PWM period without causing a glitch on the output signal.

- 0 = No action
- 1 = Load period and pulse width registers

This bit is always read as a zero. Writing a one to this bit results in the following immediate actions:

- The contents of PWMA1 (period value) are transferred to PWMA2.
- The contents of PWMB1 (pulse width value) are transferred to PWMB2.
- The counter register (PWMC) is initialized to \$0001.
- The control logic and state sequencer are reset.
- The FLAG bit is set.
- The output flip-flop is set if the new value in PWMB2 is not \$0000.

NOTE

Writing a one to the LOAD bit when the EN bit = 0, (when the PWMSM is disabled), has no effect.

POL — Output Pin Polarity Control

This control bit sets the polarity of the PWM output signal. It works in conjunction with the EN bit and controls whether the PWMSM drives the output pin with the non-inverted or inverted state of the output flip-flop. Refer to **Table D-49**.





Table D-49 PWMSM Output Pin Polarity Selection
--

POL	EN	Output Pin State	Periodic Edge	Variable Edge	Optional Interrupt On
0	0	Always low	—	_	—
1	0	Always high	—	_	—
0	1	High pulse	Rising edge	Falling edge	Rising edge
1	1	Low pulse	Falling edge	Rising edge	Falling edge

EN — PWMSM Enable

This control bit enables and disables the PWMSM.

0 = Disable the PWMSM.

1 = Enable the PWMSM.

While the PWMSM is disabled (EN = 0):

- The output flip-flop is held in reset and the level on the output pin is set to one or zero according to the state of the POL bit.
- The PWMSM divide-by-256 prescaler is held in reset.
- The counter stops incrementing and is at \$0001.
- The comparators are disabled.
- The PWMA1 and PWMB1 registers permanently transfer their contents to the buffer registers PWMA2 and PWMB2, respectively.

When the EN bit is changed from zero to one:

- The output flip-flop is set to start the first pulse.
- The PWMSM divide-by-256 prescaler is released.
- The counter is released and starts to increment from \$0001.
- The FLAG bit is set to indicate that PWMA1 and PWMB1 can be updated with new values.

While EN is set, the PWMSM continuously generates a pulse width modulated output signal based on the data in PWMA2 and PWMB2 which are updated via PWMA1 and PWMB2 each time a period is completed.

NOTE

To prevent unwanted output waveform glitches when disabling the PWMSM, first write to PWMB1 to generate one period of 0% duty cycle, then clear EN.

CLK[2:0] — Clock Rate Selection

The CLK[2:0] bits select one of the eight counter clock sources coming from the PWMSM prescaler. These bits can be changed at any time. **Table D-50** shows the counter clock sources and rates in detail.

Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com





			-	-
CLK2	CLK1	CLK0	PCLK1 = $f_{sys} \div 2$ (CPCR DIV23 = 0)	PCLK1 = f _{sys} ÷ 2 (CPCR DIV23 = 0)
0	0	0	f _{sys} ÷2	f _{sys} ÷3
0	0	1	f _{sys} ÷4	f _{sys} ÷6
0	1	0	f _{sys} ÷8	f _{sys} ÷ 12
0	1	1	f _{sys} ÷ 16	f _{sys} ÷ 24
1	0	0	f _{sys} ÷ 32	f _{sys} ÷ 48
1	0	1	f _{sys} ÷ 64	f _{sys} ÷ 96
1	1	0	f _{sys} ÷ 128	f _{sys} ÷ 192
1	1	1	f _{sys} ÷ 512	f _{sys} ÷ 768

Table D-50 PWMSM Divide By Options

D.7.15 PWM Period Register

PWM PWM	6A1 - 7A1 -	— PW — PW — PW — PW	/M6A /M7A	Perio Perio	d Reg d Reg	gister gister								\$YFF \$YFF \$YFF \$YFF	432 43A
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES	SET:														
U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U

The PWMA1 register contains the period value for the next cycle of the PWM output waveform. When the PWMSM is enabled, a period value written to PWMA1 is loaded into PWMA2 at the end of the current period or when the LOAD bit in PWMSIC is written to one. If the PWMSM is disabled, a period value written to PWMA1 is loaded into PWMA2 on the next half cycle of the MCU system clock. PWMA2 is a temporary register that is used to smoothly update the PWM period value; it is not user-accessible. The PWMSM hardware does not modify the contents of PWMA1 at any time.

D.7.16 PWM Pulse Width Register

PWN PWN	PWM5B1 — PWM5 Pulse Width Register\$YFF42CPWM6B1 — PWM6 Pulse Width Register\$YFF434PWM7B1 — PWM7 Pulse Width Register\$YFF43CPWM8B1 — PWM8 Pulse Width Register\$YFF444									434 43C					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RE	SET:														
U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U

MC68336/376 USER'S MANUAL REGISTER SUMMARY Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



The PWMB1 register contains the pulse width value for the next cycle of the PWM output waveform. When the PWMSM is enabled, a pulse width value written to PWMB1 is loaded into PWMB2 at the end of the current period or when the LOAD bit in PWM-SIC is written to one. If the PWMSM is disabled, a pulse width value written to PWMB1 is loaded into PWMB2 on the next half cycle of the MCU system clock. PWMB2 is a temporary register that is used to smoothly update the PWM pulse width value; it is not user-accessible. The PWMSM hardware does not modify the contents of PWMB1 at any time.



D.7.17 PWM Counter Register

PWM6C — PWM6 Counter Register PWM7C — PWM7 Counter Register									\$YFF \$YFF \$YFF \$YFF	436 43E					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RE	SET:														
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

PWMC holds the current value of the PWMSM counter. PWMC can be read at any time; writing to it has no effect. PWMC is loaded with \$0001 on reset and is set and held to that value whenever the PWMSM is disabled.

D.8 Time Processor Unit (TPU)

Table D-51 shows the TPU address map. The column labeled "Access" indicates the privilege level at which the CPU32 must be operating to access the register. A designation of "S" indicates that supervisor mode is required. A designation of "S/U" indicates that the register can be programmed for either supervisor mode access or unrestricted access.

REGISTER SUMMARY

Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com





Access	Address ¹	15	0
S	\$YFFE00	Module Configuration Register (TPUMCR)	
S	\$YFFE02	Test Configuration Register (TCR)	
S	\$YFFE04	Development Support Control Register (DSCR)	
S	\$YFFE06	Development Support Status Register (DSSR)	
S	\$YFFE08	TPU Interrupt Configuration Register (TICR)	
S	\$YFFE0A	Channel Interrupt Enable Register (CIER)	
S	\$YFFE0C	Channel Function Selection Register 0 (CFSR0)	
S	\$YFFE0E	Channel Function Selection Register 1 (CFSR1)	
S	\$YFFE10	Channel Function Selection Register 2 (CFSR2)	
S	\$YFFE12	Channel Function Selection Register 3 (CFSR3)	
S/U	\$YFFE14	Host Sequence Register 0 (HSQR0)	
S/U	\$YFFE16	Host Sequence Register 1 (HSQR1)	
S/U	\$YFFE18	Host Service Request Register 0 (HSRR0)	
S/U	\$YFFE1A	Host Service Request Register 1 (HSRR1)	
S	\$YFFE1C	Channel Priority Register 0 (CPR0)	
S	\$YFFE1E	Channel Priority Register 1 (CPR1)	
S	\$YFFE20	Channel Interrupt Status Register (CISR)	
S	\$YFFE22	Link Register (LR)	
S	\$YFFE24	Service Grant Latch Register (SGLR)	
S	\$YFFE26	Decoded Channel Number Register (DCNR)	

Table D-51 TPU Register Map

NOTES:

1. Y = M111, where M represents the logic state of the module mapping (MM) bit in the SIMCR.

D.8.1 TPU Module Configuration Register

TPUMCR — TPU Module Configuration Register

\$YFFE00

					5			,							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
STOP	TCR1	P[1:0]	TCR2	P[1:0]	EMU	T2CG	STF	SUPV	PSCK	0	0		IARB	[3:0]	
RES	SET:														
0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

STOP — Low-Power Stop Mode Enable

0 = Enable TPU clocks.

1 = Disable TPU clocks.

TCR1P[1:0] — Timer Count Register 1 Prescaler Control

TCR1 is clocked from the output of a prescaler. The prescaler's input is the internal TPU system clock divided by either 4 or 32, depending on the value of the PSCK bit. The prescaler divides this input by 1, 2, 4, or 8. Channels using TCR1 have the capability to resolve down to the TPU system clock divided by four. **Table D-52** is a sum-

MC68336/376	REGISTER SUMMARY
USER'S MANUAL	Rev. 15 Oct 2000
	For More Information On This Product, Go to: www.freescale.com





mary of prescaler output.

Table D-52 TCR1 Prescaler Control Bits

TCR1P[1:0]	Prescaler	TCR1 Clock Input					
	Divide By	PSCK = 0	PSCK = 1				
00	1	f _{sys} ÷ 32	f _{sys} ÷ 4				
01	2	f _{sys} ÷ 64	f _{sys} ÷ 8				
10	4	f _{sys} ÷ 128	f _{sys} ÷ 16				
11	8	f _{sys} ÷ 256	f _{sys} ÷ 32				

TCR2P[1:0] — Timer Count Register 2 Prescaler Control

TCR2 is clocked from the output of a prescaler. If T2CG = 0, the input to the TCR2 prescaler is the external TCR2 clock source. If T2CG = 1, the input is the TPU system clock divided by eight. The TCR2P field specifies the value of the prescaler: 1, 2, 4, or 8. Channels using TCR2 have the capability to resolve down to the TPU system clock divided by eight. Table D-53 is a summary of prescaler output.

Table D-53 TCR2	Prescaler Control Bits
-----------------	------------------------

TCR2P[1:0]	Prescaler Divide By	Internal Clock Divided By	External Clock Divided By
00	1	8	1
01	2	16	2
10	4	32	4
11	8	64	8

EMU — Emulation Control

In emulation mode, the TPU executes microinstructions from TPURAM exclusively. Access to the TPURAM module via the IMB is blocked, and the TPURAM module is dedicated for use by the TPU. After reset, this bit can be written only once.

- 0 = TPU and TPURAM operate normally.
- 1 = TPU and TPURAM operate in emulation mode.

T2CG — TCR2 Clock/Gate Control

When T2CG is set, the external TCR2 pin functions as a gate of the DIV8 clock (the TPU system clock divided by eight). In this case, when the external TCR2 pin is low, the DIV8 clock is blocked, preventing it from incrementing TCR2. When the external TCR2 pin is high, TCR2 is incremented at the frequency of the DIV8 clock. When T2CG is cleared, an external clock input from the TCR2 pin, which has been synchronized and fed through a digital filter, increments TCR2.

0 = TCR2 pin used as clock source for TCR2.

1 = TCR2 pin used as gate of DIV8 clock for TCR2.

STF — Stop Flag

- 0 = TPU is operating.
- 1 = TPU is stopped (STOP bit has been set).
- SUPV Supervisor/Unrestricted

MC68336/376 USER'S MANUAL REGISTER SUMMARY



Semiconductor, I

eescale

Freescale Semiconductor, Inc.

- 0 = Assignable registers are accessible in user or supervisor mode.
- 1 = Assignable registers are accessible in supervisor mode only.
- PSCK Prescaler Clock
 - $0 = f_{sys} \div 32$ is input to TCR1 prescaler.
 - $1 = f_{sys} \div 4$ is input to TCR1 prescaler.

IARB[3:0] — Interrupt Arbitration ID

The IARB field is used to arbitrate between simultaneous interrupt requests of the same priority. Each module that can generate interrupt requests must be assigned a unique, non-zero IARB field value.

D.8.2 Test Configuration Register

TCR — Test Configuration Register

Used for factory test only.

D.8.3 Development Support Control Register

		01010	pilloi		pont	0011110	11108	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,						ψ	-0.	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
HOT4		NOT I	JSED		BLC	CLKS	FRZ	[1:0]	CCL	BP	BC	BH	BL	BM	BT	
RES	ET:															
0					0	0	0	0	0	0	0	0	0	0	0	

HOT4 — Hang on T4

0 = Exit wait on T4 state caused by assertion of HOT4.

1 = Enter wait on T4 state.

BLC — Branch Latch Control

- 0 = Latch conditions into branch condition register before exiting halted state.
- 1 = Do not latch conditions into branch condition register before exiting the halted state or during the time-slot transition period.

CLKS — Stop Clocks (to TCRs)

- 0 = Do not stop TCRs.
- 1 = Stop TCRs during the halted state.

FRZ[1:0] — FREEZE Assertion Response

The FRZ bits specify the TPU microengine response to the IMB FREEZE signal. Refer to **Table D-54**.

Table	D-54	FRZ[1:0]	Encod	ing

FRZ[1:0]	TPU Response
00	Ignore freeze
01	Reserved
10	Freeze at end of current microcycle
11	Freeze at next time-slot boundary

For More Information On This Product, Go to: www.freescale.com MOTOROLA D-73



\$YFFE04

\$YFFE02



CCL — Channel Conditions Latch

CCL controls the latching of channel conditions (MRL and TDL) when the CHAN register is written.



- 0 = Only the pin state condition of the new channel is latched as a result of the write CHAN register microinstruction.
- 1 = Pin state, MRL, and TDL conditions of the new channel are latched as a result of a write CHAN register microinstruction.

BP, BC, BH, BL, BM, and BT — Breakpoint Enable Bits

These bits are TPU breakpoint enables. Setting a bit enables a breakpoint condition. **Table D-55** shows the different breakpoint enable bits.

Table D-55 Breakpoint Enable Bits

Enable Bit	Function
BP	Break if μ PC equals μ PC breakpoint register
BC	Break if CHAN register equals channel breakpoint register at beginning of state or when CHAN is changed through microcode
BH	Break if host service latch is asserted at beginning of state
BL	Break if link service latch is asserted at beginning of state
BM	Break if MRL is asserted at beginning of state
BT	Break if TDL is asserted at beginning of state

D.8.4 Development Support Status Register

DSSR — Development Support Status Register **\$YFFE06** 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 BKPT PCBK CHBK SRBK 0 0 0 0 0 0 0 0 TPUF 0 0 0 RESET: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

BKPT — Breakpoint Asserted Flag

If an internal breakpoint caused the TPU to enter the halted state, the TPU asserts the BKPT signal on the IMB and sets the BKPT flag. BKPT remains set until the TPU recognizes a breakpoint acknowledge cycle, or until the IMB FREEZE signal is asserted.

$PCBK - \mu PC$ Breakpoint Flag

PCBK is asserted if a breakpoint occurs because of a μ PC (microprogram counter) register match with the μ PC breakpoint register. PCBK is negated when the BKPT flag is cleared.

CHBK — Channel Register Breakpoint Flag

CHBK is asserted if a breakpoint occurs because of a CHAN register match with the CHAN register breakpoint register. CHBK is negated when the BKPT flag is cleared.

SRBK — Service Request Breakpoint Flag

SRBK is asserted if a breakpoint occurs because of any of the service request latches being asserted along with their corresponding enable flag in the development support control register. SRBK is negated when the BKPT flag is cleared.

MC68336/376	REGISTER SUMMARY
USER'S MANUAL	Rev. 15 Oct 2000
	For More Information On This Product, Go to: www.freescale.com



TPUF — TPU FREEZE Flag

TPUF is set whenever the TPU is in a halted state as a result of FREEZE being asserted. This flag is automatically negated when the TPU exits the halted state because of FREEZE being negated.



\$YFFE08

D.8.5 TPU Interrupt Configuration Register

	•	5		5							
15		10	9	8	7	6	5	4	3		0
NOT USED		C	IRL[2:0]]		CIBV	/[3:0]			NOT USED	
RESET:											
		0	0	0	0	0	0	0			

CIRL[2:0] — Channel Interrupt Request Level

This three-bit field specifies the interrupt request level for all channels. Level seven for this field indicates a non-maskable interrupt; level zero indicates that all channel interrupts are disabled.

CIBV[3:0] — Channel Interrupt Base Vector

The TPU is assigned 16 unique interrupt vector numbers, one vector number for each channel. The CIBV field specifies the most significant nibble of all 16 TPU channel interrupt vector numbers. The lower nibble of the TPU interrupt vector number is determined by the channel number on which the interrupt occurs.

D.8.6 Channel Interrupt Enable Register

CIER	— Cl	hanne	l Inter	rupt E	Enable	Regi	ster						;	\$YFF	E0A
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH 15	CH 14	CH 13	CH 12	CH 11	CH 10	CH 9	CH 8	CH 7	CH 6	CH 5	CH 4	CH 3	CH 2	CH 1	CH 0
RES	SET:														
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

CH[15:0] — Channel Interrupt Enable/Disable

0 = Channel interrupts disabled

1 = Channel interrupts enabled

D.8.7 Channel Function Select Registers

CFSR0 — Channel Function Select Register 0

10 15 14 13 12 11 9 8 7 5 2 0 6 4 3 1 CHANNEL 15 CHANNEL 14 CHANNEL 13 CHANNEL 12 RESET: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

\$YFFE0C



,55	R1 —	Chan	nel Fu	unctio	n Sele	ct Reg	gister	1						\$YFF	E0E	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	CHAN	NEL 11			CHAN	NEL 10			CHAN	INEL 9			CHAN	INEL 8		
RE	SET:															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
CFSF	R2 —	Chan	nel Fu	unctio	n Sele	ct Re	gister	2						\$YFF	E10	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	CHAN	INEL 7			CHAN	NEL 6			CHAN	INEL 5		CHANNEL 4				
												•				
RE	SET:															
RES 0	SET: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	
0	0				o n Sele				0	0	0	0	0	ہ SYFF		
0	0								0 6	0 5	0	0 3	0 2	-		
0 CFSP	0 R3 — 14	Chan	nel Fu	unctio	n Sele	ct Re	gister	3	6				2	\$YFF	E12	
0 CFSF 15	0 R3 — 14	Chan 13	nel Fu	unctio	n Sele	ct Req	gister	3	6	5			2	\$YFF	E12	

CHANNEL[15:0] — Encoded Time Function for each Channel

Encoded four-bit fields in the channel function select registers specify one of 16 time functions to be executed on the corresponding channel.

D.8.8 Host Sequence Registers

HSQR0 — Host Sequence Register 0

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH	15	СН	14	СН	13	CH	12	СН	11	CH	10	CH	19	CH	18
RES	SET:							-							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

HSQR1 — Host Sequence Register 1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH	17	CH	16	CH	15	CH	14	CH	13	CH	12	CH	11	CH	10
RES	ET:														
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

CH[15:0] — Encoded Host Sequence

The host sequence field selects the mode of operation for the time function selected on a given channel. The meaning of the host sequence bits depends on the time function specified.

\$YFFE14

\$YFFE16





D.8.9 Host Service Request Registers

HSSF	HSSR0 — Host Service Request Register 0\$YFFE18														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH	l 15	CH	14	CH	13	CH	12	CH	11	CH	10	CH	19	Cł	18
RES	SET:														
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
HSSF	R1 —	Host	Servi	ce Re	quest	Regi	ster 1							\$YFF	E1A
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Cł	17	CH	16	CH	15	CH	14	CH	13	CI	12	CH	11	Cł	10
RESET:										•					
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

CH[15:0] — Encoded Type of Host Service

The host service request field selects the type of host service request for the time function selected on a given channel. The meaning of the host service request bits depends on the time function specified.

A host service request field cleared to %00 signals the host that service is completed by the microengine on that channel. The host can request service on a channel by writing the corresponding host service request field to one of three non-zero states. The CPU32 should monitor the host service request register until the TPU clears the service request to %00 before any parameters are changed or a new service request is issued to the channel.

D.8.10 Channel Priority Registers

CPR0 — Channel Priority Register 0 **\$YFFE1C** 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CH 15 CH 14 CH 13 CH 12 CH 11 CH 10 CH 9 CH 8 RESET: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

CPR1 — Channel Priority Register 1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH 7		CH	16	CH	15	CH	14	CH	13	CI	12	Cł	11	CH	10
RESET:															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

CH[15:0] — Encoded Channel Priority Levels Table D-56 shows channel priority levels.

\$YFFE1E



Table D-56 Channel Priorities

CHx[1:0]	Service	Guaranteed Time Slots
00	Disabled	—
01	Low	1 out of 7
10	Middle	2 out of 7
11	High	4 out of 7

D.8.11 Channel Interrupt Status Register

CISR	CISR — Channel Interrupt Status Register														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CH 15	CH 14	CH 13	CH 12	CH 11	CH 10	CH 9	CH 8	CH 7	CH 6	CH 5	CH 4	CH 3	CH 2	CH 1	CH 0
RES	SET:			•											
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

CH[15:0] — Channel Interrupt Status

- 0 = Channel interrupt not asserted.
- 1 = Channel interrupt asserted.

D.8.12 Link Register

LR — Link Register

Used for factory test only.

D.8.13 Service Grant Latch Register

SGLR — Service Grant Latch Register Used for factory test only.

D.8.14 Decoded Channel Number Register

DCNR — Decoded Channel Number Register \$YFFE26 Used for factory test only.

D.8.15 TPU Parameter RAM

The channel parameter registers are organized as one hundred 16-bit words of RAM. Channels 0 to 13 have six parameters. Channels 14 and 15 each have eight parameters. The parameter registers constitute a shared work space for communication between the CPU32 and the TPU. Refer to **Table D-57**.

\$YFFE22

\$YFFE24





Channel	Base				Para	neter			
Number	Address	0	1	2	3	4	5	6	7
0	\$YFFF## ^{1, 2}	00	02	04	06	08	0A	—	—
1	\$YFFF##	10	12	14	16	18	1A		
2	\$YFFF##	20	22	24	26	28	2A		
3	\$YFFF##	30	32	34	36	38	ЗA	—	—
4	\$YFFF##	40	42	44	46	48	4A	—	—
5	\$YFFF##	50	52	54	56	58	5A	—	—
6	\$YFFF##	60	62	64	66	68	6A	—	—
7	\$YFFF##	70	72	74	76	78	7A	—	—
8	\$YFFF##	80	82	84	86	88	8A	—	—
9	\$YFFF##	90	92	94	96	98	9A	_	_
10	\$YFFF##	A0	A2	A4	A6	A8	AA	—	—
11	\$YFFF##	B0	B2	B4	B6	B8	BA	—	—
12	\$YFFF##	C0	C2	C4	C6	C8	CA	_	_
13	\$YFFF##	D0	D2	D4	D6	D8	DA	—	—
14	\$YFFF##	E0	E2	E4	E6	E8	EA	EC	EE
15	\$YFFF##	F0	F2	F4	F6	F8	FA	FC	FE

Table D-57 Parameter RAM Address Map

NOTES:

1. Y = M111, where M is the logic state of the module mapping (MM) bit in the SIMCR. 2. ## = Not implemented.

D.9 Standby RAM Module with TPU Emulation Capability (TPURAM)

Table D-58 is the TPURAM address map. TPURAM responds to both program and data space accesses. The RASP bit in TRAMMCR determines whether the processor must be operating in supervisor mode to access the array. TPURAM control registers are accessible in supervisor mode only.

Table D-58 TPURAM Address Map

Address ¹	15	0
\$YFFB00	TPURAM Module Configuration Register (TRAMMCR)	
\$YFFB02	TPURAM Test Register (TRAMTST)	
\$YFFB04	TPURAM Base Address and Status Register (TRAMBAR)	
\$YFFB06-\$YFFB3F	Not Used	

NOTES:

1. Y = M111, where M is the logic state of the module mapping (MM) bit in the SIMCR.



Semiconductor, II

0

eescal

Freescale Semiconductor, Inc.

D.9.1 TPURAM Module Configuration Register

TRA	ММС	R — ⁻	TPUR	AM N	lodule	e Cor	figurat	tion Register		\$YFFB00
15	14	13	12	11	10	9	8	7		0
STOP	0	0	0	0	0	0	RASP		NOT USED	
RES	SET:									
0	0	0	0	0	0	0	1			

STOP — Low-Power Stop Mode Enable

0 = TPURAM operates normally.

1 = TPURAM enters low-power stop mode.

This bit controls whether TPURAM operates normally or enters low-power stop mode. In low-power stop mode, the array retains its contents, but cannot be read or written.

RASP — TPURAM Array Space

- 0 = TPURAM is accessible in supervisor or user space.
- 1 = TPURAM is accessible in supervisor space only.

D.9.2 TPURAM Test Register

TRAMTST — TPURAM Test Register

Used for factory test only.

D.9.3 TPURAM Module Configuration Register

TRA	FRAMBAR — TPURAM Base Address and Status Register														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADDR 23	ADDR 22	ADDR 21	ADDR 20	ADDR 19	ADDR 18	ADDR 17	ADDR 16	ADDR 15	ADDR 14	ADDR 13	ADDR 12	0	0	0	RAMDS
RES	SET:														<u>. </u>
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

ADDR[23:11] — TPURAM Array Base Address

These bits specify ADDR[23:12] of the base address of the TPURAM array when enabled. The 3.5-Kbyte array resides at the lower end of the 4-Kbyte page into which it is mapped.

RAMDS — RAM Array Disable

0 = RAM array is enabled.

1 = RAM array is disabled.

RAMDS indicates whether the TPURAM is active or disabled. The array is disabled at reset. Writing a valid base address into TRAMBAR clears the RAMDS bit and enables the array.

D.10 TouCAN Module

The TouCAN is used only in the MC68376. Table D-59 shows the TouCAN address map. The column labeled "Access" indicates the privilege level at which the CPU32 must be operating to access the register. A designation of "S" indicates that supervisor

MC68336/376 **USER'S MANUAL** **REGISTER SUMMARY**

MOTOROLA D-80



\$YFFB02



mode is required. A designation of "S/U" indicates that the register can be programmed for either supervisor mode access or unrestricted access.

TouCAN module address space is split, with 128 bytes starting at the base address, and an extra 256 bytes starting at the base address +128. The upper 256 are fully used for the message buffer structures. Of the lower 128 bytes, only part is occupied by various registers. Registers with bits marked as "reserved" should always be written as logic 0.

Access	Address ¹	15 8 7 0 TouCAN Module Configuration Register (CANMCR)									
S	\$YFF080	TouCAN Module Configur	ation Register (CANMCR)								
S	\$YFF082	TouCAN Test Configura	tion Register (CANTCR)								
S	\$YFF084	TouCAN Interrupt	Register (CANICR)								
S/U	\$YFF086	Control Register 0 (CANCTRL0)	Control Register 1 (CANCTRL1)								
S/U	\$YFF088	Prescaler Divider Register (PRESDIV)	Control Register 2 (CANCTRL2)								
S/U	\$YFF08A	Free-Running Timer Register (TIMER)									
—	—	Rese	erved								
S/U	\$YFF090	Receive Global Mas	k High (RXGMSKHI)								
S/U	\$YFF092	Receive Global Mas	k Low (RXGMSKLO)								
S/U	\$YFF094	Receive Buffer 14 Ma	sk High (RX14MSKHI)								
S/U	\$YFF096	Receive Buffer 14 Mas	sk Low (RX14MSKLO)								
S/U	\$YFF098	Receive Buffer 15 Ma	sk High (RX15MSKHI)								
S/U	\$YFF09A	Receive Buffer 15 Mas	sk Low (RX15MSKLO)								
—	—	Rese	erved								
S/U	\$YFF0A0	Error and Status	Register (ESTAT)								
S/U	\$YFF0A2	Interrupt Masks (IMASK)									
S/U	\$YFF0A4	Interrupt Fla	ags (IFLAG)								
S/U	\$YFF0A6	Receive Error Counter (RXECTR)	Transmit Error Counter (TXECTR)								


Table D-59 TouCAN Address Ma p

NOTES:

1. Y = M111, where M is the logic state of the module mapping (MM) bit in SIMCR.

REGISTER SUMMARY





TouCAN MESSAGE BUFFER MAP



D.10.1 TouCAN Module Configuration Register

CANMCR — TouCAN Module Configuration Register

\$YFF080

														Ŧ ·	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
STOP	FRZ	NOT USED	HALT	NOT RDY	WAK E MSK	SOFT RST	FRZ ACK	SUPV	SELF WAK E	APS	STOP ACK		IARE	8[3:0]	
RES	SET:														
0	1	0	1	1	0	0	1	1	0	0	0	0	0	0	0

STOP — Low-Power Stop Mode Enable

The STOP bit may only be set by the CPU32. It may be cleared either by the CPU32 or by the TouCAN, if the SELFWAKE bit is set.

0 = Enable TouCAN clocks

1 = Disable TouCAN clocks

FRZ — FREEZE Assertion Response

When FRZ = 1, the TouCAN can enter debug mode when the IMB FREEZE line is asserted, or the HALT bit is set. Clearing of this bit field causes the TouCAN to exit debug mode. Refer to *13.6.1 Debug Mode* for more information.

0 = TouCAN ignores the IMB FREEZE signal and the HALT bit in the module configuration register.

MC68336/376 USER'S MANUAL REGISTER SUMMARY Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



1 = Allows the TouCAN module to enter debug mode.

HALT — Halt TouCAN S-Clock

Setting the HALT bit has the same effect as assertion of the IMB FREEZE signal on the TouCAN without requiring that FREEZE be asserted.

This bit is set to one after reset. It should be cleared after initializing the message buffers and control registers. TouCAN message buffer receive and transmit functions are inactive until this bit is cleared.

When HALT is set, the write access to certain registers and bits that are normally readonly is allowed.

- 0 = The TouCAN operates normally.
- 1 = Place TouCAN in debug mode if FRZ = 1.

NOTRDY — TouCAN Not Ready

The NOTRDY bit indicates that the TouCAN is either in low-power stop mode or debug mode.

This bit is read-only and is set only when the TouCAN enters low-power stop mode or debug mode. It is cleared once the TouCAN exits either mode, either by synchronization to the CAN bus or by the self-wake mechanism.

- 0 = TouCAN has exited low-power stop mode or debug mode.
- 1 = TouCAN is in low-power stop mode or debug mode.

WAKEMSK — Wakeup Interrupt Mask

The WAKEMSK bit enables wake-up interrupt requests.

- 0 = Wake up interrupt is disabled.
- 1 = Wake up interrupt is enabled.

SOFTRST — Soft Reset

When the SOFTRST bit is asserted, the TouCAN resets its internal state machines (sequencer, error counters, error flags, and timer) and the host interface registers (CANMCR, CANICR, CANTCR, IMASK, and IFLAG).

The configuration registers that control the interface with the CAN bus are not changed (CANCTRL[0:2] and PRESDIV). Message buffers and receive message masks are also not changed. This allows SOFTRST to be used as a debug feature while the system is running.

Setting SOFTRST also clears the STOP bit in CANMCR.

After setting SOFTRST, allow one complete bus cycle to elapse for the internal TouCAN circuitry to completely reset before executing another access to CANMCR.

This bit is cleared by the TouCAN once the internal reset cycle is completed.

- 0 = Soft reset cycle completed
- 1 = Soft reset cycle initiated

FRZACK — TouCAN Disable

MC68336/376 USER'S MANUAL REGISTER SUMMARY Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com





When the TouCAN enters debug mode, it sets the FRZACK bit. This bit should be polled to determine if the TouCAN has entered debug mode. When debug mode is exited, this bit is negated once the TouCAN prescaler is enabled.



MOTOROLA

D-84

This is a read-only bit.

- 0 = The TouCAN has exited debug mode and the prescaler is enabled.
- 1 = The TouCAN has entered debug mode, and the prescaler is disabled.

SUPV — Supervisor/User Data Space

The SUPV bit places the TouCAN registers in either supervisor or user data space.

- 0 = Registers with access controlled by the SUPV bit are accessible in either user or supervisor privilege mode.
- 1 = Registers with access controlled by the SUPV bit are restricted to supervisor mode.

SELFWAKE — Self Wake Enable

The SELFWAKE bit allows the TouCAN to wake up when bus activity is detected after the STOP bit is set. If this bit is set when the TouCAN enters low-power stop mode, the TouCAN will monitor the bus for a recessive to dominant transition. If a recessive to dominant transition is detected, the TouCAN immediately clears the STOP bit and restarts its clocks.

If a write to CANMCR with SELFWAKE set occurs at the same time a recessive-todominant edge appears on the CAN bus, the bit will not be set, and the module clocks will not stop. The user should verify that this bit has been set by reading CANMCR. Refer to *13.6.2 Low-Power Stop Mode* for more information on entry into and exit from low-power stop mode.

0 = Self wake disabled.

1 = Self wake enabled.

NOTE

The SELFWAKE bit should not be set if the LPSTOP instruction is to be executed because LPSTOP stops all system clocks, thus shutting down all modules.

APS — Auto Power Save

The APS bit allows the TouCAN to automatically shut off its clocks to save power when it has no process to execute, and to automatically restart these clocks when it has a task to execute without any CPU32 intervention.

0 = Auto power save mode disabled; clocks run normally.

1 = Auto power save mode enabled; clocks stop and restart as needed.

STOPACK — Stop Acknowledge

When the TouCAN is placed in low-power stop mode and shuts down its clocks, it sets the STOPACK bit. This bit should be polled to determine if the TouCAN has entered low-power stop mode. When the TouCAN exits low-power stop mode, the STOPACK bit is cleared once the TouCAN's clocks are running.

0 = The TouCAN is not in low-power stop mode and its clocks are running.

MC68336/376	REGISTER SUMMARY
USER'S MANUAL	Rev. 15 Oct 2000
	For More Information On This Product, Go to: www.freescale.com



1 = The TouCAN has entered low-power stop mode and its clocks are stopped

IARB[3:0] — Interrupt Arbitration ID



\$YFF082

The IARB field is used to arbitrate between simultaneous interrupt requests of the same priority. Each module that can generate interrupt requests must be assigned a unique, non-zero IARB field value.

D.10.2 TouCAN Test Configuration Register

CANTCR — TouCAN Test Configuration Register

Used for factory test only.

D.10.3 TouCAN Interrupt Configuration Register

CAN	CANICR — TouCAN Interrupt Configuration Register\$YFF084														
15															
	RESERVED ILCAN[2:0] IVBA[2:0] RESERVED														
RE	RESET:														
0 0 0 0 0 0 0 0 0 0 0 1													1	1	1

ILCAN[2:0] — Interrupt Request Level

When the TouCAN generates an interrupt request, ILCAN[2:0] determines which of the interrupt request signals is asserted. When a request is acknowledged, the TouCAN compares ILCAN[2:0] to a mask value supplied by the CPU32 to determine whether to respond. ILCAN[2:0] must have a value in the range of \$0 (interrupts disabled) to \$7 (highest priority).

IVBA[2:0] — Interrupt Vector Base Address

The interrupt vector base address specifies the high-order three bits of all the vector numbers generated by the different TouCAN interrupt sources.

NOTE

If the TouCAN issues an interrupt request after reset and before IVBA[2:0] is initialized, it will drive \$0F as the "uninitialized" interrupt vector in response to a CPU32 interrupt acknowledge cycle, regardless of the specific event.

D.10.4 Control Register 0

CANO	CTRL	0 — 0	Contro	ol Reg	gister	0							:	\$YFF	086
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BOFF MSK	ERR MSK	RESE	RVED	RXMO	DE[1:0]	ТХМО	DE[1:0]				CANC	TRL1			
RES	SET:														
0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

BOFFMSK — Bus Off Interrupt Mask

MC68336/376 USER'S MANUAL REGISTER SUMMARY Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



The BOFFMSK bit provides a mask for the bus off interrupt.

- 0 = Bus off interrupt disabled.
- 1 = Bus off interrupt enabled.

ERRMSK — Error Interrupt Mask

The ERRMSK bit provides a mask for the error interrupt.

- 0 = Error interrupt disabled.
- 1 = Error interrupt enabled.

RXMODE[1:0] — Receive Pin Configuration Control

These bits control the configuration of the CANRX0 and CANRX1 pins. Refer to the **Table D-60**.

Table D-60 RX MODE[1:0] Configuration

Pin	RX1	RX0	Receive Pin Configuration
CANRX1	0	х	A logic 0 on the CANRX1 pin is interpreted as a dominant bit; a logic 1 on the CANRX1 pin is interpreted as a recessive bit
1	1	х	A logic 1 on the CANRX1 pin is interpreted as a dominant bit; a logic 0 on the CANRX1 pin is interpreted as a recessive bit
CANRX0	Х	0	A logic 0 on the CANRX0 pin is interpreted as a dominant bit; a logic 1 on the CANRX0 pin is interpreted as a recessive bit
CANRAU	Х	1	A logic 1 on the CANRX0 pin is interpreted as a dominant bit; a logic 0 on the CANRX0 pin is interpreted as a recessive bit

NOTES:

1. CANRX1 is not present on the MC68376.

TXMODE[1:0] — Transmit Pin Configuration Control

This bit field controls the configuration of the CANTX0 and CANTX1 pins. Refer to the Table D-61.

Table D-61 Transmit Pin Configuration

TXMODE[1:0]	TXMODE[1:0] Transmit Pin Configuration								
00	Full CMOS ¹ ; positive polarity (CANTX0 = 0, CANTX1 = 1^2 is a dominant level)								
01	Full CMOS; negative polarity ³ (CANTX0 = 1, CANTX1 = 0 is a dominant level)								
1X	Open drain ⁴ ; positive polarity								

NOTES:

1. Full CMOS drive indicates that both dominant and recessive levels are driven by the chip.

- 2. CANTX1 is not present on the MC68376.
- 3. If negative polarity is activated when the LOOP bit in CANCTRL1 is set, the RX mode bit field should also be set to assure proper operation.
- 4. Open drain drive indicates that only a dominant level is driven by the chip. During a recessive level, the CANTX0 and CANTX1 pins are disabled (three stated), and the electrical level is achieved by external pull-up/pull-down devices. The assertion of both TX mode bits causes the polarity inversion to be cancelled (open drain mode forces the polarity to be positive).

For More Information On This Product, Go to: www.freescale.com





D.10.	5 Co	ntrol	Regis	ster 1												
CANC	ANCTRL1 — Control Register 1 \$YFF087															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	/
			CANC	TRL0				SAMP	LOOP	TSYN C	LBUF	RSVD	PR	OPSEG[[2:0]]
RES	ET:															-
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

SAMP — Sampling Mode

The SAMP bit determines whether the TouCAN module will sample each received bit one time or three times to determine its value.

- 0 = One sample, taken at the end of phase buffer segment 1, is used to determine the value of the received bit.
- 1 = Three samples are used to determine the value of the received bit. The samples are taken at the normal sample point, and at the two preceding periods of the S-clock.

LOOP — TouCAN Loop Back

The LOOP bit configures the TouCAN to perform internal loop back. The bit stream output of the transmitter is fed back to the receiver. The receiver ignores the CANRX0 and CANRX1 pins. The CANTX0 and CANTX1 pins output a recessive state. In this state, the TouCAN ignores the ACK bit to ensure proper reception of its own messages.

- 0 = Internal loop back disabled.
- 1 = Internal loop back enabled.

TSYNC — Timer Synchronize Mode

The TSYNC bit enables the mechanism that resets the free-running timer each time a message is received in message buffer 0. This feature provides the means to synchronize multiple TouCAN stations with a special "SYNC" message (global network time).

0 = Timer synchronization disabled.

1 = Timer synchronization enabled.

NOTE

There can be a bit clock skew of four to five counts between different TouCAN modules that are using this feature on the same network.

LBUF — Lowest Buffer Transmitted First

The LBUF bit defines the transmit-first scheme.

0 = Message buffer with lowest ID is transmitted first.

1 = Lowest numbered buffer is transmitted first.

PROPSEG[2:0] — Propagation Segment Time

PROPSEG defines the length of the propagation segment in the bit time. The valid programmed values are 0 to 7. The propagation segment time is calculated as follows:

Propagation Segment Time = (PROPSEG + 1)Time Quanta

MC68336/376 **USER'S MANUAL** **REGISTER SUMMARY**

MOTOROLA D-87

Rev. 15 Oct 2000 For More Information On This Product. Go to: www.freescale.com

Semiconductor, I

0

eescal



where



1 Time Quantum = 1 Serial Clock (S-clock) Period

D.10.6 Prescaler Divide Register

PRES	SDIV -	— Pre	escale	r Divi	de Re	giste	ster							\$YFF088			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			PRE	SDIV							CANC	TRL2					
RES	SET:																
0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0		

PRESDIV — Prescaler Divide Factor

PRESDIV determines the ratio between the system clock frequency and the serial clock (S-clock).

The S-clock is determined by the following calculation:

S-clock =
$$\frac{t_{sys}}{PRESDIV + 1}$$

The reset value of PRESDIV is \$00, which forces the S-clock to default to the same frequency as the system clock.

The valid programmed values are 0 through 255.

D.10.7 Control Register 2

(CANC	CTRL	2 — (Contro	l Reg	gister 2	2									\$YFF089		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
				PRE	SDIV				RJW	/[1:0]	P	SEG1[2:0)]	P	SEG2[2:	0]		
	RES	ET:																
	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0		

RJW[1:0] — Resynchronization Jump Width

The RJW field defines the maximum number of time quanta a bit time may be changed during resynchronization.

The valid programmed values are 0 through 3.

The resynchronization jump width is calculated as follows:

Resynchronization Jump Width = (RJW + 1)Time Quanta

PSEG1[2:0] — Phase Buffer Segment 1

MC68336/376 USER'S MANUAL REGISTER SUMMARY Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



The PSEG1 field defines the length of phase buffer segment 1 in the bit time. The valid programmed values are 0 through 7.



The length of phase buffer segment 1 is calculated as follows:

Phase Buffer Segment 1 = (PSEG1 + 1)Time Quanta

PSEG2 — Phase Buffer Segment 2

The PSEG2 field defines the length of phase buffer segment 2 in the bit time. The valid programmed values are 0 through 7.

The length of phase buffer segment 2 is calculated as follows:

Phase Buffer Segment 2 = (PSEG2 + 1)Time Quanta

D.10.8 Free Running Timer

TIM	IMER — Free Running Timer Register\$YFF08A												A80		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							TI	MER							
R	ESET:														
0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0

The free running timer counter can be read and written by the CPU32. The timer starts from zero after reset, counts linearly to \$FFFF, and wraps around.

The timer is clocked by the TouCAN bit-clock. During a message, it increments by one for each bit that is received or transmitted. When there is no message on the bus, it increments at the nominal bit rate.

The timer value is captured at the beginning of the identifier field of any frame on the CAN bus. The captured value is written into the "time stamp" entry in a message buffer after a successful reception/transmission of a message.

REGISTER SUMMARY

Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



D.10.9 Receive Global Mask Registers

RXGMSKHI — Receive Global Mask Register High **RXGMSKLO** — Receive Global Mask Register Low

							•							-	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MID2 8	MID2 7	MID2 6	MID2 5	MID2 4	MID2 3	MID2 2	MID2 1	MID2 0	MID1 9	MID18	0	1	MID1 7	MID1 6	MID1 5
RES	SET:														
1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MID1 4	MID1 3	MID1 2	MID1 1	MID1 0	MID9	MID8	MID7	MID6	MID5	MID4	MID3	MID2	MID1	MID0	0
RES	SET:														
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0

The receive global mask registers use four bytes. The mask bits are applied to all receive-identifiers, excluding receive-buffers 14-15, which have their own specific mask registers.

Base ID mask bits MID[28:18] are used to mask standard or extended format frames. Extended ID bits MID[17:0] are used to mask only extended format frames.

The RTR/SRR bit of a received frame is never compared to the corresponding bit in the message buffer ID field. However, remote request frames (RTR = 1) once received, are never stored into the message buffers. RTR mask bit locations in the mask registers (bits 20 and 0) are always zero, regardless of any write to these bits.

The IDE bit of a received frame is always compared to determine if the message contains a standard or extended identifier. Its location in the mask registers (bit 19) is always one, regardless of any write to this bit.

D.10.10 Receive Buffer 14 Mask Registers

RX14MSKHI — Receive Buffer 14 Mask Register High	\$YFF094
RX14MSKLO — Receive Buffer 14 Mask Register Low	\$YFF096

The receive buffer 14 mask registers have the same structure as the receive global mask registers and are used to mask buffer 14.

D.10.11 Receive Buffer 15 Mask Registers

RX15MSKHI — Receive Buffer 15 Mask Register High\$YFF098**RX15MSKLO** — Receive Buffer 15 Mask Register Low\$YFF09A

The receive buffer 15 mask registers have the same structure as the receive global mask registers and are used to mask buffer 15.



\$YFF090

\$YFF092



D.10.12 Error and Status Register **ESTAT** — Error and Status Register **\$YFF0A0** 10 2 15 14 13 12 11 9 8 7 6 5 3 1 0 4 FOR STUF WAK ΤХ RX TX/ BOFF ERR ACK CRC BITERR[1:0] WAR WAR IDLE FCS[1:0] 0 М F Е RX ERR ERR INT INT ERR ERR Ν INT Ν RESET: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

This register reflects various error conditions, general status, and has the enable bits for three of the TouCAN interrupt sources. The reported error conditions are those which have occurred since the last time the register was read. A read clears these bits to zero.

BITERR[1:0] — Transmit Bit Error

The BITERR[1:0] field is used to indicate when a transmit bit error occurs. Refer to **Ta-ble D-62**.

BITERR[1:0] Bit Error Status								
00 No transmit bit error								
01 At least one bit sent as dominant was received as recessive								
10	At least one bit sent as recessive was received as dominant							
11	Not used							

Table D-62 Transmit Bit Error Status

NOTE

The transmit bit error field is not modified during the arbitration field or the ACK slot bit time of a message, or by a transmitter that detects dominant bits while sending a passive error frame.

ACKERR — Acknowledge Error

The ACKERR bit indicates whether an acknowledgment has been correctly received for a transmitted message.

0 = No ACK error was detected since the last read of this register.

1 = An ACK error was detected since the last read of this register.

CRCERR — Cyclic Redundancy Check Error

The CRCERR bit indicates whether or not the CRC of the last transmitted or received message was valid.

0 = No CRC error was detected since the last read of this register.

1 = A CRC error was detected since the last read of this register.

FORMERR — Message Format Error

The FORMERR bit indicates whether or not the message format of the last transmitted or received message was correct.

0 = No format error was detected since the last read of this register.

1 = A format error was detected since the last read of this register.

MC68336/376 USER'S MANUAL **REGISTER SUMMARY**

MOTOROLA D-91

Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com



STUFFERR — Bit Stuff Error

The STUFFERR bit indicates whether or not the bit stuffing which occurred in the last transmitted or received message was correct.



- 0 = No bit stuffing error was detected since the last read of this register.
- 1 = A bit stuffing error was detected since the last read of this register.

TXWARN — Transmit Error Status Flag

The TXWARN status flag reflects the status of the TouCAN transmit error counter.

- 0 = Transmit error counter < 96.
- 1 = Transmit error counter \geq 96.

RXWARN — Receiver Error Status Flag

The RXWARN status flag reflects the status of the TouCAN receive error counter.

- 0 = Receive error counter < 96.
- 1 = Receive error counter \geq 96.

IDLE — Idle Status

The IDLE bit indicates when there is activity on the CAN bus.

0 = The CAN bus is not idle.

- 1 = The CAN bus is idle.
- TX/RX Transmit/Receive Status

The TX/ \overline{RX} bit indicates when the TouCAN module is transmitting or receiving a message. TX/ \overline{RX} has no meaning when IDLE = 1.

- 0 = The TouCAN is receiving a message if IDLE = 0.
- 1 = The TouCAN is transmitting a message if IDLE = 0.

FCS[1:0] — Fault Confinement State

The FCS[1:0] field describes the state of the TouCAN. Refer to Table D-63.

Table D-63 Fault Confinement State Encoding

FCS[1:0]	Bus State
00	Error active
01	Error passive
1X	Bus off

If the SOFTRST bit in CANMCR is asserted while the TouCAN is in the bus off state, the error and status register is reset, including FCS[1:0]. However, as soon as the TouCAN exits reset, FCS[1:0] bits will again reflect the bus off state. Refer to *13.4.4 Error Counters* for more information on entry into and exit from the various fault confinement states.

BOFFINT — Bus Off Interrupt

The BOFFINT bit is used to request an interrupt when the TouCAN enters the bus off state.

- 0 = No bus off interrupt requested.
- 1 = When the TouCAN state changes to bus off, this bit is set, and if the BOFFMSK bit in CANCTRL0 is set, an interrupt request is generated. This interrupt is not requested after reset.

MC68336/376 USER'S MANUAL REGISTER SUMMARY Rev. 15 Oct 2000

For More Information On This Product, Go to: www.freescale.com



ERRINT — Error Interrupt

The ERRINT bit is used to request an interrupt when the TouCAN detects a transmit or receive error.



- 0 = No error interrupt request.
- 1 = If an event which causes one of the error bits in the error and status register to be set occurs, the error interrupt bit is set. If the ERRMSK bit in CANCTRL0 is set, an interrupt request is generated.

To clear this bit, first read it as a one, then write as a zero. Writing a one has no effect.

WAKEINT — Wake Interrupt

The WAKEINT bit indicates that bus activity has been detected while the TouCAN module is in low-power stop mode.

- 0 = No wake interrupt requested.
- 1 = When the TouCAN is in low-power stop mode and a recessive to dominant transition is detected on the CAN bus, this bit is set. If the WAKEMSK bit is set in CANMCR, an interrupt request is generated.

D.10.13 Interrupt Mask Register

\$YFF0A2

			•		0											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
IMASKH									IMASKL							
RESET:																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

IMASK contains two 8-bit fields, IMASKH and IMASKL. IMASK can be accessed with a 16-bit read or write, and IMASKH and IMASKL can be accessed with byte reads or writes.

IMASK contains one interrupt mask bit per buffer. It allows the CPU32 to designate which buffers will generate interrupts after successful transmission/reception. Setting a bit in IMASK enables interrupt requests for the corresponding message buffer.

D.10.14 Interrupt Flag Register

IFLAG — Interrupt Flag Register \$YFF0A)A4				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	IFLAGH									IFLAGL							
RESET:																	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

IFLAG contains two 8-bit fields, IFLAGH and IFLAGL. IFLAG can be accessed with a 16-bit read or write, and IFLAGH and IFLAGL can be accessed with byte reads or writes.



IFLAG contains one interrupt flag bit per buffer. Each successful transmission/reception sets the corresponding IFLAG bit and, if the corresponding IMASK bit is set, an interrupt request will be generated.



To clear an interrupt flag, first read the flag as a one, and then write it as a zero. Should a new flag setting event occur between the time that the CPU32 reads the flag as a one and writes the flag as a zero, the flag will not be cleared. This register can be written to zeros only.

D.10.15 Error Counters

RXECTR — Receive Error Counter TXECTR — Transmit Error Counter														\$YFF0A6 \$YFF0A7		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			RXE	CTR						TXE	CTR					
RESET:																
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Both counters are read only, except when the TouCAN is in test or debug mode.

REGISTER SUMMARY

MOTOROLA D-94

Rev. 15 Oct 2000 For More Information On This Product, Go to: www.freescale.com