

I

Embedded Planet, LLC (16Jun00)

RPX Lite User's Manual - for Rev CW boards

User's Manual for the RPXL

WEB site @ www.embeddedplanet.com

Revision Control:

09JUN99 First Release.16JUN00 Minor corrections identified by change bars

Table of Contents

3
4
5
6
6
6
7
8
8
8
9
. 10
. 10
. 11
. 12
. 13
. 14
. 15
. 16
. 17



RPX Lite User's Manual

<u>List of Tables</u>

HW Features	3
Jumper Settings	6
Dip Switch Settings	6
Board LED definition	
Board LED definition - front view - PCMCIA on bottom	7
Board LED definition - front view - if PCMCIA on top	7
DEBUG Port Pinout - P6	8
TAP (JTAG) Port Pinout - P7	8
Utility Header Pinout - P14	9
Ethernet RJ45 Port pinout - P3 left	0
RS-232 RJ45 Monitor Port pinout - P3 right	0
USB Type A pinout - P4	1
USB Type B pinout - P5	1



I. Overview

The RPX Lite is a highly integrated SBC based on the Motorola MPC850 and MPC823. The MPC850 versions are targeted for the tel-com industries, while the MPC823 version is targeted for the industrial controls market.

Support is available for several commonly used RTOSs.

The RPX Lite is in a PC104 board form factor. It does not contain PC104 (ISA) or PC104+ (PCI) functionality, but rather adheres to the mechanical specifications of the PC104 standard. For PC104 (ISA) and/or PC104+ (PCI) requirements, see the RPX Classic User's Manual.

The functions included on the RPX Lite are listed as follows:

Table 1: HW Features

Entity	Function
Processor	MPC850 (SR, DC, DH, etc.) or MPC823
DRAM	4MB or 16MB
FLASH	2MB, 4MB, 8MB, or 16MB
NVRAM	0KB, 32KB, 128KB, 512KB
10Base-T Ethernet	SCC2 - 10Base-T (RJ45)
Monitor Port	SMC1 -3 wire RS232 (RJ45)
Serial EEPROM	12C
Serial Temp & Thermal Monitor	I2C
Debug	Development Port header for BMD
TAP	TAP header for Test and JTAG
PCMCIA	Single Slot - Type I, II, or III
USB	Type A or Type B Connector
Dip Switch	4 position slide switch read via status register
LEDs	Two user programmable via control register
Bus Expansion Receptacle ¹	Processor Bus Interface Expansion Receptacle
I/O Expansion Receptacle ¹	Processor I/O Interface Expansion Receptacle
Wall-Cube Power Supply	Single Power Supply Source for Board
P.GGP.	(Board draws 1A max)
BCSR's	BCSR0, 1, 2, and 3

The Expansion Receptacles allow for daughter cards supporting such functions as CAN, ARCNET, T1/E1, xDSL, PCI via PC104+, etc.


Note: External KAPWR, via battery on P14.15-16, not supported on the RPXL or LITE series of CPU cards. For battery backup of a RTC, use the LITE DW.



For Programming Information, see the RPX Lite Programmer's/Firmware Manual


All spacial orientations referenced in this document assume the board is oriented with the RJ45 connector on top, with the entry to the RJ45 connector considered the front of the board.

A. Top View of Board





B. Bottom View of Board





II. Jumpers, Switches, and LEDs

A. Jumpers JP1 and JP4

Table 2: Jumper Settings

Function of JP1	JP1	JP4	Function of JP4
External 3.0V Battery Connected No External Battery Connected	E O		Processor pins have DEBUG signals selected Processor pins have IEEE1149 signals selected

Note: Jumpers as shown in table when looking down on the Jumpers.

JP4 must have a jumper inserted.

JP1 does not require a jumper. No jumper is the same as setting "O" (no external battery connected).

B. Dip Switch

I

There is a 4-pole dip-switch located on the board. These switches are readable via the on-board status register. The switch is intended for use by specific customer applications.

The switch in the down = on = closed position will read back a logic '0' in the status register.

The switch in the $\mathbf{up} = \mathbf{off} = \mathbf{open}$ position will read back a \mathbf{logic} '1' in the status register.

Table 3: Dip Switch Settings

Encoded Pole Positions 4 3 2 1 D(27:24)	Function
0000 or 1111	Normal operating mode
0001	Reserved for manufacture test
0010	Reserved for fall-back mode
0011 through 1110	User specified



C. LEDs

Table 4: Board LED definition

LED#	Led Definition when "on"	Color of LED
CR9	Ethernet TXD activity	Green
CR10	Ethernet RXD activity	Green
CR12	Ethernet Link Integrity Good	Green
CR2	Status LED4	Red
CR3	Status LED5	Red
CR6	Processor Activity (BB# signal)	Green
CR8	Processor Hard Reset Active	Red
CR1	+3.3V Power Applied	Green
CR14	+5.0V Power Applied	Green

Note: Color of "shading" in Table indicates color of LED.

CR14 on top side, all others on bottom side.

Table 5: Board LED definition - front view - PCMCIA on bottom

Function								+5.0V
LED								CR14
LED	CR9	CR10	CR12	CR2	CR3	CR6	CR8	CR1
Function	ETXD	ERXD	ELIG	LED4	LED5	BB	HRST	+3.3V

Note: LED ordering is from left to right when viewed from front of board with PCMCIA connector on bottom.

Table 6: Board LED definition - front view - if PCMCIA on top

Function	+3.3V	HRST	BB	LED5	LED4	ELIG	ERXD	ETXD
LED	CR1	CR8	CR6	CR3	CR2	CR12	CR10	CR9
LED	CR14							
Function	+5.0V							

Note: LED ordering is from left to right when viewed from front of board with PCMCIA connector on top.



III. Connectors/Headers

The RPX Lite contains 3 headers for auxiliary functions, 2 RJ45 connectors for Ethernet Port and the RS232 Monitor Port, 1 USB connector, 1 barrel connector for power, and 2 daughter card interface/expansion Receptacles, all of which are described below.

A. DEBUG Port - 2x5 (0.1 x 0.1) header for a Backround Mode Debugger (BMD)

The **DEBUG Port** is identified with the letter "**D**" on the silkscreen (middle header **P6**).

When jumper JP4 is set to select this mode, the TAP (JTAG) chain on the board is disconnected and the DEBUG port is dedicated to the Processor. *No mating connector should be attached to the TAP (JTAG) Port when this mode is active.*

Table 7: DEBUG Port Pinout - P6

Pin Number	9	7	5	3	1
Function	+3.3V	HRST#	GND	GND	FRZ
Function	DSDO	DSDI	FRZ	DSCK	SRST#
Pin Number	10	8	6	4	2

Note: Pin numbering 1 through 10 as shown in table is when looking down onto the header.

B. TAP (JTAG) Port - 2x5 (0.1 x 0.1) header for the TAP and JTAG Functions

The **TAP** (**JTAG**) **Port** is identified with the letter "T" on the silkscreen (right header **P7**).

When jumper JP4 is set to select this mode, the TAP (JTAG) chain on the board is completed. The chain is Processor first, then the CPLD device. *No mating connector should be attached to the DEBUG Port when this mode is active.*

Table 8: TAP (JTAG) Port Pinout - P7

Pin Number	9	7	5	3	1
Function	TCK	TMS	TDO	TDI	TRST#
Function	GND	GND	+3.3V	GND	GND
Pin Number	10	8	6	4	2

Note: Pin numbering 1 through 10 as shown in table is when looking down onto the header.



C. UTILITY Header - 2x8 (0.1 x 0.1) header for resets, power, and power fail interrupt

The UTILITY HEADER is the left header P14.

The Utility Header is used to allow for external connections.

Three types of reset signals can be connected to the header (Hard Reset, Soft Reset, and/or Power On Reset).

The PFIRQ0# signal is routed to interrupt level 0 on the processor and could be used as a Power Fail Interrupt signal.

Three different values of power supply can be connected to the header (+12.0V, V_Plus, and/or V_Minus). The voltages could be used for daughter card requirements, or in case of the +12.0V, certain PCMCIA cards. The +12.0V must be +12.0V, but the V_PLUS and V_MINUS could be any DC voltage (up to 24Vdc) as required by daughter cards. Optionally, a separate header could be provide by the daughter card for its' required power supply.

The EXT BATTERY signal is for connecting an external battery to back up the real-time clock and keep alive power circuits inside the Processor. The on-board NVRAM has its' own battery and is not associated with the EXT_BATTERY signal. The EXT_BATTERY signal does NOT have any connection to the supplies powering and operating the board.

Table 9: Utility Header Pinout - P14

Pin Number	15	13	11	9	7	5	3	1
Function	EBA	V_MINUS	+12.0V	V_PLUS	PFIRQ0#	SRST#	POR#	HRST#
	T							
Function	GND	GND	GND	GND	GND	GND	GND	GND
Pin Number	16	14	12	10	8	6	4	2

- Notes: 1) Pin numbering 1 through 16 as shown in table is when looking down onto the header.
 - 2) Signals HRST#, POR#, and SRST# must be open drain or open collector type signals.
 - 3) Pins 1, 3, 5, and 7 are input signals (digital +3.3V signals)
 - 4) Pins 9, 11, 13, and 15 are input voltage signals (voltages that can be supplied to these pins)
 - 5) EBAT not supported. Pins reserved for future use.



D. 10Base-T Ethernet Port - shielded RJ45 Jack

The **Ethernet Port** is the left port of **P3** identified by the letters **ETH** (next to the jumpers).

The 10Base-T RJ45 Pinout assignment is as shown in the table below. The RJ45 connector is shielded and tied to EARTH GROUND.

Table 10: Ethernet RJ45 Port pinout - P3 left

Pin Number	1	2	3	4	5	6	7	8
Function	TXD+	TXD-	RXD+			RXD-		

Note: Pin numbering 1 through 8 is from left to right when looking into the RJ45 Jack (locking tab on bottom).

E. RS-232 Monitor Port - a shielded RJ45 Jack

The **RS-232 Monitor Port** is the right port of **P3** identified by the letters **MON** (next to the USB connector).

The RS-232 Monitor Port Pinout assignment is shown in table below. The RS-232 Monitor Port connector is shielded and tied to EARTH GROUND. The signals listed in the table below are surge protected, with the transient voltage suppressors connected to EARTH GROUND. The Monitor Port is from SMC1, and as such, only supports a three wire interface (no handshaking).

Table 11: RS-232 RJ45 Monitor Port pinout - P3 right

Pin Number	1	2	3	4	5	6	7	8
Function			DTR#	GND	RXD	TXD	CTS#	RTS#

Note: Pin numbering 1 through 8 is from left to right when looking into the RJ45 Jack (locking tab on bottom). RTS# not used (not driven by SMC1) and is tied true on board (driven true all the time on pin 8). CTS# not used on board (not received by SMC1).

DTR# not used (not driven by SMC1) and is tied true on board (driven true all the time on pin 3).



F. USB Connector - Type A and Type B

Only one "type" connector is installed on the board. The Type A and Type B connectors are "dual footprints" on the PCB, and as such, the "type" connector is a manufacturing option specified at time of order.

Table 12: USB Type A pinout - P4

Pin Number	1	2	3	4
Function	+5.0V	DATA-	DATA+	GND

Note: Pin numbering 1 through 4 is from left to right when looking into the Connector.

Table 13: USB Type B pinout - P5

Function	Pin Number	Pin Number	Function
DATA-	2	1	+5.0V
DATA+	3	4	GND

Note: Pin numbering 1 through 4 as shown in table is when looking into the Connector.



G. Power Connector (Barrel Type) and Specifications

The power connector is a barrel type connector. The specifications for the mating connector are as follows:

Inner diameter = 2.5mm (.100 inches) Outer diameter = 5.5mm (.218 inches) Barrel Length >/= 9.5mm (0.375 inches) Outer shell is GND Inner shell is +5.0V

<u>Two options exist for powering the RPXL</u>. The **first option** is that +5.0V can be supplied through either the Barrel Connector or through the Expansion Receptacles via an Expansion Card. The **second option** is that +3.3V can be supplied through either the Barrel Connector or through the Expansion Receptacles via an Expansion Card. <u>The option selected must be specified at time of ordering the product because the option selected is assembly dependent.</u>

If the **second option** is selected, then the following limitations apply:

- 1) The USB VCC rail on the USB connector can not be power with 5V from the RPXL, since 5V is not available on the RPXL. Another source must be used to power the 5V line on the connector side. Aside from the 5V supply issue on the USB connector, USB functionality is still supported.
- 2) 5V PCMCIA cards are not supported, since 5V is not available on the RPXL.

The DC supply must be a regulated plus and minus 5% +5.0V supply for Option 1. Option 2 requires a 3.2 to 3.4V supply.

The RPX Lite itself, fully configured but with no expansion cards or PCMCIA cards, draws 1.0A maximum @ VCC = 4.75V to 5.25V, T = 0°C-70°C.



H. Processor Bus and I/O Interface/Expansion Receptacles - 2x60 (B8 type)

The **Processor Bus Expansion Receptacle** is the socket strip on the left side identified by **P1**.

The Processor I/O Expansion Receptacle is the socket strip on the right side identified by P2.

This interface allows daughters cards to be designed and interfaced to the RPX Lite. All required signals are routed to the Receptacle to allow for daughter cards that require the Processor interface. Pins A1 (on left) and B1 (on right) are identified on the PCB.

The connector type chosen allows for variable stacking heights and is an 8mm pitch connector. This connector is different than those on the Evaluation Units. The change was made to allow for all the CPM port signals to be available at the receptacle, with additional ground pins added to aid in signal integrity.

The standard RPXL product board to board mating distance is 16mm. Available stacking heights range from 4.5mm to 20mm. The receptacle part number used on the standard product is AMP 5-179010-5. The mating connector (Plug) is AMP 179031-5, which would be used on Expansion Card designs. As an alternative, Yamaichi Electronics also makes the same type of connector that "fits" in the same PCB footprint, but the connector is sold in sets (receptacle and plug sold together). The Yamaichi part number is B8-120-665-1Ax1-N.

For signal loading considerations, refer to the Expansion Card Design Guidelines document.

The Processor *Bus Expansion Receptacle* (P1) or interface must be a 3.3V only type of interface (the I/O is not 5.0V I/O tolerant).

The Processor *I/O Expansion Receptacle* (part of P2) or interface is currently +5.0V tolerant, but indications from the Motorola Semiconductor Sector claim that future processors will NOT be +5.0V tolerant on I/O pins. Therefore, **it is highly recommended that I/O interfaces on daughter cards be designed for true +3.3V operation.**

For the pinout of the P1 and P2 receptacles, see the pinouts document.



IV. RPXL Utility Software


The RPXL, in its' simplest form, is shipped with Embedded Planet boot-up and diagnostic software, here in called "Start-Up" code. This "Start-Up" code verifies the integrity of the hardware, allows configuration changes, and allows downloading of user code. Additional functionality will be added to this code, and as the additional functionality becomes available, the program will be updated, and made available. Upgrades are provided as files containing Motorola S-records. The S-record data is a program which is downloaded to DRAM either using the monitor serial port and a terminal emulation program, or using the ethernet port and a tftp server. Once downloaded one runs the program which then replaces the regions of FLASH containing the RPX Utility Software.




A. Required RS232 Cable Connections

- An RJ45 to DB9 or DB25 cable is most likely required. The pinout of the RJ45 connector is shown in Section III.E above. A "null modem" type of connection will be required when interfacing to a DTE port. The RPX Lite has its' serial port wired as DTE.

Example showing two DB9 DTE ports connected (null modem used):



Example showing two DB9 DTE ports connected (RJ45 to DB9 cable integrates null modem connection):



For DTE:

DB9-3 = TXD	DB25-2 = TXD
DB9-2 = RXD	DB25-3 = RXD
DB9-8 = CTS	DB25-5 = CTS
DB9-7 = RTS	DB25-4 = RTS
DB9-5 = GND	DB25-7 = GND



B. End User Applications Information

- The "Utility" code assumes the board is connected to a "dumb" terminal or a PC based terminal emulator, and requires user intervention for the diagnostics.
- "Dumb" Terminal or PC Serial Port should be set as follows: 9600, data/stop/parity = 8/1/none, no hardware handshake
- Proper interfacing to the Monitor Port via the correct RS232 connections must be insured per the previous section. The "Dumb" Terminal or PC Serial Port might require the CTS# signal to be "true". In this case, the RTS# signal, which is driven "true" from the Monitor Port, should also be connected in the cable path to the CTS# signal on the "Dumb" Terminal or PC Serial Port.
- The DRAM test is a destructive test.
- The FLASH and NVRAM tests are non-destructive tests.
- Pressing <enter> after requested data will retain current value.



C. Typical Monitor Listing

DRAM1:wwwwwvvvvCCCCCVVVVV NVRAM:VVVVVV

RPX utility program, Copyright 1998, RPCG LLC, All Rights Reserved.

Reset(0100): ExHard ExSoft, TESR:0000

BCSR : OK

RTC : OK, battery LOW or absent, tics/sec=1, time = 2 sec

I2C : OK, STTM : OK 23.5c, EEcfg: OK, 128 bytes, checksum: 18CE

ENET: OK, 00:10:EC:00:00:16

FLASH: OK, 4 Mb, id=01:49, cs:A939 es:A939 OK (FFF00000 FFF20000)

NVRAM: OK, 32Kb, NVR battery GOOD

DRAM: OK, 16Mb, 10 columns

RPX-Lite 823 50Mhz CoreCp=2100:0000 Ic, ~Dc, RPXU v1.21

===> RPX Utility Main Menu:

1 test BCSR T display Time & Temperature

2 test dip switches

3 test LEDs C Configure EEPROM

4 test I2C, STTM, EEPROM, CFG L Load RAM

5 test FLASH P Program FLASH

6 test NVRAM/SRAM S Scan FLASH for executables

7 test DRAM (destructive) B rpxBug command line

8 test Ethernet

9 run all tests R hard Reset

===> RPX Utility Main Menu: Press 123456789 T CLPSB or R key : <?>:*