UM10349

Contact smart card reader chips evaluation with CAKE80xx_MBA Rev. 1.0 — 1 October 2014

User manual

Document information

Info	Content
Keywords	TDA Eval board, Smart card reader
Abstract	This document describes the way to use the Cake80xx_MBA mother board: power supply, protocols, plug of the daughter boards, firmware



Revision history

Rev	Date	Description
1.0	20141001	First official release
0.3	20131008	Add TDA8037
0.2	20101116	Add EMV Loopback mechanism
0	20090313	Draft

Contact information

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

UM10349

All information provided in this document is subject to legal disclaimers.

1. Board presentation

The Cake80xx_MBA is a mother board dedicated to the evaluation of the NXP smart card reader front end devices.

The following devices are compliant with the mother board:

- TDA8025 with the Cake8025_01_D daughter board
- TDA8026 with the Cake8026_02_D daughter board
- TDA8034 with the Cake8034_0X_D daughter boards (one for each package)
- TDA8024 with the Cake8024_11_D (TDA8024TT) and Cake8024_12_D (TDA8024T) daughter boards
- TDA8020 with the Cake8020_07_D daughter board
- TDA8023 with the Cake8023_06_D daughter board
- TDA8035 with the Cake8035_01_D daughter board
- TDA8037 with the Cake8037T and Cake8037TT daughter board



1.1 Board architecture

The following figure shows how the Cake80xxMBA drives TDA daughter boards.




Fig 2. Cake80xxMBA evaluation architecture

The TDA8007 on the mother board is used as an ISO7816 UART interface. Then the host CPU drives the evaluated TDA directly for the configuration and activation management, and through the TDA8007 for the smart card communication (data over IO line).

1.2 Board connections

The Mother board must be supplied and connected to the host to be used.

1.2.1 Power supply

The power is supplied through the Jack connector J12.

This board must be supplied with 5V. On the Jack connector the 5V must be inside the connector while the ground is on the external connection.


1.2.2 Computer connection

The connection to the computer is made through an RS232 straight serial cable connected on J5.


1.2.3 Daughter boards connections

The daughter boards must be plugged on the HE10 connectors J1 to J4.

The daughter boards must always be placed so that the main smart card connector is available from the side opposed to the RS232 connector, as shown in the next figure.



With respect to this card connector position, the following figures give the position of the different daughter boards.



- The Cake8034 and Cake8024 use only two connectors: J2 and J4. J4 is a 10 pins connector while the other (J1 to J3) are only 8 pins.
- Cake8025, Cake8035 and Cake8037 use J2 and J4 as well, but only the 8 lower pins of J4 are needed.
- Cake8026, Cake8023 and Cake8020 must be plugged on the 4 connectors J1 to J4.

2. Communication

2.1 ALPAR Protocol

The communication between the host controller and the Cake80xx_MBA obeys to a protocol named ALPAR.

This protocol encapsulates the useful data of a message in an invariant frame structure and defines a dialog structure of messages exchanges.

Data is exchanged between the host controller and the mother board in blocks, each made up of binary characters on one byte:

4 header characters

0 to 506 data characters (C-APDU or R-APDU)

1 LRC character

	4 bytes	0 to 50	6 bytes	1 byte	
	Header	C-APDU c	r R-APDU	LRC	
		Informat	ion field		
Fig	5. Frame stru	cture			

The 4 header bytes include the following bytes:

	1 st byte		2 nd byte	3 rd byte	4 th byte				
A 1	1 0 0 0	0 0							
	Data length to transmit excluding Command byte header and LRC								
	A=0: Acknowledge of the frame $(1^{st}$ byte = 60)								
A=1: N	A=1: Nack of the frame (message with a status error, 1 st byte = E0)								
Fig 6.	Frame s	tructure)						


The LRC (Longitudinal Redundancy Check) byte is such that the exclusive-oring of all bytes including LRC is null.

2.1.1 General dialog structure


The host controller is the master for the transmission; each command from the master is followed by an answer from TDACake80xx_MBA including the same command byte as the input command.

However, in some cases (card insertion or extraction, a time out detection on Rx line or an automatic emergency deactivation of the card) the Cake80xx_MBA is able to initiate an exchange.

2.1.1.1 Successful command



2.1.1.2 Unsuccessful command



2.1.1.3 Answer with an acknowledge (power_off, idle_mode, power_down_mode)

Sys	em to TDA8	029 (exan	nple: po	wer_off):
6	00 00	4D	2D	
A	K Length	code	LRC	
TD	8029 to Sys	tem:		
6	00 00	4D	2D	
A	K Length	code	LRC	

UM10349

2.2 Commands

2.2.1 General commands

The following command bytes are available (listed in numerical order):

Table 1. Command summary		
Command	Code	Description
card_command (APDU)	00 _H	Sends an APDU to the activated smart card
check_pres_card	09 _H	Check the selected card presence
send_num_mask	0A _H	Reads the firmware version
set_card_baud_rate	0Вн	Sets the baudrate of the activated smart card
ifsd_request	0Сн	Request an IFSD change for the activated smart card communication
Set_serial_baud_rate	0D _H	Changes the baudrate for host communication
show_fidi	0E _H	Displays the current FiDi
set_serial_timeout	$0F_{H}$	Sets the timeout for the serial connexion
negotiate (PPS)	10 _H	Initiates a parameter change for t=0
set_clock_card	11 _H	Selects the division for the smart card clock
tda_write_i2c	2B _H	Write to a TDA connected to the CPU through I ² C interface
tda_read_i2c	2C _H	Reads from a TDA connected to the CPU through I ² C interface
start_EMV_loopback	$2F_{H}$	Launch the EMV loopback process. Blocking function that does not return
power_off	4D _H	Deactivates the current smart card
select_device	67 _Н	Selects the connected TDA daughter board
power_up_1.8V	68 _H	Activates the card with VCC=1.8V
select_card	6A _H	Selects the smart card to access
power_up_3V	6D _H	Activates the card with VCC=3V
power_up_5V	6D _H	Activates the card with VCC=5V
set_nad	A5 _H	Sets the NAD parameter for T=1 communication
idle_mode	A9 _H	Sets the smart card in idle mode (activated with lower consumption)
get_reader_status	AA _H	Displays information about the current state of the reader

Contact smart card reader chips evaluation with CAKE80xx_MBA

Command	Code	Parameter	Description
Card_extraction	A0 _H	X0 _H	These commands are sent as soon as a card is inserted or extracted without any
Card_insertion	A0 _H	X1 _H	 command coming from the system. These commands use the same operating code but the extra parameter gives the additional information.
			The 'X' in the parameter (high nibble) is the number of the card that has been inserted or extracted.
Card deactivated	XХ _Н	40 _H	The card is deactivated due to a hardware
			problem (short on Vcc, overcurrent)
Time out	XX _H	FF _H	Time out problem on (Cake80xx_MBA) Rx line
			This command is used in order to warn the host controller that the last communication has broken down (time out problem) so that the Rx line of Cake80xx_MBA does not remain blocked.
			The time out condition is a silence greater than 10 ms in the host command frame.
Frame lost	XX _H	F1 _H	An unexpected host controller command frame has been received by the Cake80xx_MBA while it was busy to process a previous command frame.

In the last three commands, the code value is the previous code value used during a normal exchange.

2.3 Error list

The error list gives the status code identification and a brief signification of the status error code.

Status code	Meaning
08 _H	Length of the data buffer too short
20 _H	Wrong APDU
21 _Н	Too short APDU
22 _Н	Card mute now (during T=1 exchange)
24 _H	Bad NAD
25 _Н	Bad LRC
26 _H	Resynchronized
27 _H	Chain aborted
29 _H	Overflow from card
30 _Н	Non negotiable mode (TA2 present)
31 _H	Protocol is neither T=0 nor T=1 (negotiate command)
32 _Н	T=1 is not accepted (negotiate command)

Table 3. List of error codes

UM10349

Status code	Meaning
33 _н	PPS answer is different from PPS request
34 _H	Error on PCK (negotiate command)
35 _н	Bad parameter in command
38 _H	TB3 absent
39 _Н	PPS not accepted (no answer from card)
3B _H	Early answer of the card during the activation
40 _H	Card Deactivated
55 _Н	Unknown command
80 _H	Card mute (after power on)
81 _H	Time out (waiting time exceeded)
83 _н	4 parity errors in reception
84 _H	4 parity errors in transmission
86 _H	Bad FiDi
88 _H	ATR duration greater than 19200 etus (E.M.V.)
89 _H	CWI not supported (E.M.V.)
8A _H	BWI not supported (E.M.V.)
8B _H	WI (Work waiting time) not supported (E.M.V.)
8C _H	TC3 not accepted (E.M.V.)
8D _H	Parity error during ATR
92 _H	Specific mode byte TA2 with b5 byte=1
93 _H	TB1 absent during a cold reset (E.M.V.)
94 _H	TB1different from 00 during a cold reset (E.M.V.)
95 _Н	IFSC<10H or IFSC=FFH
96 _H	Wrong TDi
97 _H	TB2 is present in the ATR (E.M.V.)
98 _H	TC1 is not compatible with CWT
99 _H	IFSD not accepted
A0 _H	Procedure byte error
C0 _H	Card absent
C3 _H	Checksum error

Status code	Meaning
С6н	ATR not supported
E0 _H	Card error (bad card selected)
E1 _H	Card clock frequency not accepted (after a set_clock_card command)
E2 _H	UART overflow
E3 _H	Supply voltage drop-off
E4 _H	Temperature alarm
E9 _H	Framing error
F0 _H	Serial LRC error
F1 _H	At least one command frame has been lost
FF _H	Serial time out

UM10349

2.4 Commands description

2.4.1 General commands

2.4.1.1 send_num_mask

This command is used to identify the software version which is flashed in the Cake80xx_MBA CPU.

For example the current software can be coded as: "ARMTDA 1.0 TDA8026"

The first string represents the firmware name, then the version is given, and finally the name of the current used daughter board is displayed.

System to CAKE80XX: 60 00 00 0A 6A

CAKE80XX to System: 60 00 01 0A 41 52 4D 54 44 41 20 31 2E 30 20 54 4D 41 38 30 32 36 LRC

2.4.1.2 Select_device

This command selects the device type plugged with the daughter board. When executed, this command changes the device to the one chosen and performs an initialization of the microcontroller and the TDA plugged.

The result of the device switch can be seen in the mask version: After the firmware version, the used device is displayed.

The following parameters are used by this command:

- 00_H: Selects the TDA8026
- 01_H: Selects the TDA8025
- 02_H: Selects the TDA8034T (SO16 package)
- 03_H: Selects the TDA8034HN (HVQFN24 package)
- 04_H: Selects the TDA8020
- 05_H: Selects the TDA8023
- 06_H: Selects the TDA8024
- 07_H: Selects the TDA8035
- 08_H: Selects the TDA8037

System to CAKE80XX: 60 00 01 67 01 06

CAKE80XX to System: 60 00 00 67 07

2.4.1.3 check_card_presence

This command is used to check the presence of a card.

System to CAKE80XX: 60 00 00 09 69

CAKE80XX to System: 60 00 01 09 PRES LRC

Where PRES indicates the presence of the selected slot (00 if there is no card, 01 if a card is present).

2.4.1.4 get_reader_status

This command is used to check the status of the reader.

System to CAKE80XX: 60 00 00 AA CA

CAKE80XX to System: 60 00 01 AA EMV PRO FIDI UX CS VER MTH YR LRC Where:

- EMV: emv state
- PRO: protocol type.
- FIDI: current FiDi
- UX: UX parameter
- CS: Cards 1 to 4 state. High nibble=Presence, low nibble=activation
- VER: Actual version number.
- MTH: Month of the actual version
- YR: Year of the actual version

2.4.1.5 set_serial_baud_rate

This command is used for changing the baud rate onto the serial link between the host and the interface card. The default value is set to 38400 baud.

A parameter has to be transmitted in order to choose the baud rate:

System to CAKE80XX: 60 00 01 0D PAR LRC CAKE80XX to System: 60 00 00 0D 6D

Table 4.Baud rate parameter

Baud rate (Baud)	Parameter
4800	00
9600	01
19200	02
38400	03
57600	04
76800	05
115200	06

After a baud rate change, the new value takes place for the next command sent by the host.

2.4.1.6 serial_time_out

This command is sent from CAKE80XX to the host controller if, during a transmission from the host controller to CAKE80XX, the time interval between 2 characters exceeds 10ms. This timing is calculated between each character of a frame, starts after the first character, and is disabled after the last character of the frame. This feature has been implemented in order to avoid any blocking of the transmission line between the host controller and CAKE80XX.

CAKE80XX to System: E0 00 01 6F FF 71

2.4.2 power_up commands

There are three different power up commands (5V, 3V, 1.8V). Two of them (power_up_3V and power_up_5V) have to be followed by a parameter:

- 00_H indicates that all the parameters of the ATR of the card compliant with ISO7816-3 will be taken into account.
- 01_H indicates that only the ATR of cards whose parameters are inside the E.M.V.
 4.2 specification scope will be taken into account; cards having an ATR which does not comply with E.M.V.
 4.2 requirements will be rejected.

2.4.2.1 power_up_5V

This command allows activating the card at a VCC of 5V. All the signals going to the card will be referenced to this VCC.

An activation sequence is processed following the ISO7816-3 normalization (VCC is rising, I/O is enabled, CLK is started, and RST is processed). If the card answers to this command, the answer will content all the ATR parameters; these parameters are memorized in CAKE80XX and will be taken into account during the whole card session (till the card is deactivated or till a warm reset is processed). The structure of the answer is the following:

60	00 01	6E	01	0F				
AC K	Length	code	E.M.V	LRC				
CAKE8	0XX to Sy	stem						
60 XX XX 6 ^E nnnnnnnnnnnnnnn ZZ								
AC K	Length	code		ATR	parameters	LRC		
	60 AC K CAKE8 60 AC	AC Length K CAKE80XX to Sy 60 XX XX AC Length	6000016EACLengthcodeKCAKE80XX to System60XXXXACLengthcode	60 00 01 6E 01 AC Length code E.M.V K . . CAKE80XX to System . 60 XX XX 6 ^E n AC Length code . .	6000016E010FACLengthcodeE.M.VLRCKCAKE80XX to System60XXXX6 ^E nnnnnnACLengthcodeATR	60 00 01 0F AC Length code E.M.V LRC K - - - - CAKE80XX to System - - - 60 XX XX 6 ^E nnnnnnnnnnnnnnnnnnnnnnnnnnnnnnnnnnnn		

If the card is in specific mode, CAKE80XX will process the next command directly using the new interface parameters of this specific mode. If the card proposes a different Fi/Di in the ATR than the default value (Fi/Di=372), it is up to the application to make a PPS command by using the negotiate command. If the card proposes 2 different protocols in its ATR, it is up to the application to make a PPS command by using the negotiate command.

If the card does not answer to the reset, a status giving an error code is returned to the application.

In the case of E.M.V. compliant power up, if the card is using T=1 protocol, just after having received the ATR, CAKE80XX sends an IFSD request to the card indicating that the reader can manage a data buffer of 254 bytes (FEH).

The power_up_5V command can be used to generate a warm reset if the card is already activated.

2.4.2.2 power_up_3V

This command allows activating the card at a VCC of 3V. Every signal going to the card will be referenced to this VCC.

See power_up_5V for the other characteristics.

2.4.2.3 power_up_1.8V

This command allows activating the card at a VCC of 1.8V. Every signal going to the card will be referenced to this VCC.

See power_up_5V for the other characteristics.

2.4.3 power_off

This command is used to deactivate the card whatever it has been activated for 3V or 5V operation. A deactivation sequence is processed following the ISO 7816-3 normalization in about 100μ s.

 System to CAKE80XX: 60
 00 00
 4D
 2D

 CAKE80XX to System: 60
 00 00
 4D
 2D

2.4.4 card_command (APDU)

This command is used to transmit card commands under APDU format from system to CAKE80XX whatever T=0 or T=1 protocol are used. Short or extended commands (see limitations in \S 8.1) can be used.

An answer to such a command is also made in APDU format from CAKE80XX to the system.

Example:

System to CAKE80XX: 60 00 07 00 00 A4 00 00 02 4F 00 8E CAKE80XX to System: 60 00 02 00 90 00 F2

2.4.5 negotiate

This command is used to make a PPS (Protocol and Parameter Selection) to the card, if in its ATR the card proposes a different Fi/Di or 2 different protocols. By using this command a PPS will be made to the card with the Fi or Di and protocol type entered as a parameter (PP). It is up to the host to make the correct Fi/Di submission to the card.

Example:

System to CAKE80XX: 60 00 02 10 PP FD LRC

CAKE80XX to System: 60 00 00 10 70

Where FD is the ratio Fi/Di given by TA1 parameter of the ATR and PP is the protocol to be used.

If the command is acknowledged, any subsequent exchanges between the card and CAKE80XX will be made by using the new parameters.

UM10349

2.4.6 lfsd_request

This command is used to send a S(IFS request) block to the card indicating the maximum length of information field of blocks which can be received by the interface device in T=1 protocol. The initial size following the answer to reset is 32 bytes and this size shall be used throughout the rest of the card session or until a new value is negotiated by the terminal by sending a S(IFS request) block to the card.

In E.M.V. mode, the IFSD size is automatically negotiated to 254 just after the ATR has been received.

System to CAKE80XX: 60 00 01 0C PAR LRC CAKE80XX to System: 60 00 00 0C 6C

Where PAR is the IFSD size.

2.4.7 set_clock_card

This command is used for changing the card clock frequency. The default value is set to FXTAL/4 which is 3.68625 MHz.

A parameter has to be transmitted in order to choose the card clock frequency:

System to CAKE80XX: 60 00 01 11 PAR LRC

Based on a crystal with a frequency equal to 14.745MHz

Frequency	Parameter
Fxtal =14.745MHz	00
Fxtal/2=7.37MHz	02
Fxtal/4=3.68MHz	04
Fxtal/8=1.84MHz	06

Table 5. set_clock_card parameter

After a card clock frequency change, all the waiting times are internally set to the new value.

Before applying the requested clock, the compatibility of the frequency with the current Fi used by the card is checked as described in ISO7816-3. For example, if the card has answered in its ATR a Fi parameter of 372 or 558 (fmax \leq 6MHz), a change of the card clock frequency to Fxtal (14.745MHz) or Fxtal/2 (7.37MHz) will not be processed and an error status will be sent to the application.

2.4.8 card_take_off and card_insertion

These two commands are sent directly to the system processor as soon as a card extraction or insertion has occurred.

CAKE80XX to System:	60	00 01	A0	10	C1	for a card 1 extraction
	60	00 01	A0	11	C0	for a card 1 insertion.

2.4.9 set_card_baud_rate

This command is used mainly for cards which are not fully ISO 7816-3 compliant with specific and negotiable modes. As a matter of fact some cards are in specific mode but they do not give TA2 parameter in their answer to reset. So the UART has to be set to the right baud rate by means of this specific command which programs the baud rate. For non ISO baud rates there is a possibility to increase the capability of the reader by setting the bit CKU which divides by 2 the number of clock cycles of the etu and thus doubles the baud rate of the ISO UART.

Example:

System to CAKE80XX: 60 00 02 0B XX CKU LRC CAKE80XX to System: 60 00 00 0B LRC Where XX is the value of FiDi if CKU=0, the baud rate is defined by FiDi if CKU=1, the baud rate is 2 * the baud rate is defined by FiDi For an etu of 372 clock cycles: XX=FiDi=0x11 prescaler = 31, divider = 12; 31 * 12 = 372, CKU=0.

Table 6. Supported baudrates

As the baud rates in dark boxes are using CKU bit, they are not reachable when $f_{CLK} = f_{XTAL}/1$

TA1	CLK/ETU								
0x01	372	0x31	744	0x54	186	0x95	32	0xC1	1536
0x02	186	0x32	372	0x55	93	0x96	16	0xC2	768
0x03	93	0x33	186	0x56	46.5	0xA1	768	0xC3	384
0x04	46.5	0x34	93	0x58	124	0xA2	384	0xC4	192
0x08	31	0x35	46.5	0x61	1860	0xA3	192	0xC5	96
0x11	372	0x38	62	0x62	930	0xA4	96	0xC6	48
0x12	186	0x41	1116	0x63	465	0xA5	48	0xC8	128
0x13	93	0x42	558	0x64	232.5	0xA8	64	0xD1	2948
0x14	46.5	0x43	279	0x68	155	0xB1	1024	0xD2	1024
0x18	31	0x44	139.5	0x69	93	0xB2	512	0xD3	512
0x21	558	0x48	93	0x91	512	0xB3	256	0xD4	256
0x22	279	0x51	1488	0x92	256	0xB4	128	0xD5	128
0x23	139.5	0x52	744	0x93	128	0xB5	64	0xD6	64
0x28	46.5	0x53	372	0x94	64	0xB6	32		

UM10349

2.4.10 set_nad

This command is used from the application layer in order to specify a SAD (source address) and a DAD (destination address) for a logical connection using T=1 protocol as defined in ISO7816-3. The default value is 00 and will be kept until the send NAD command has been notified to the CAKE80XX. Any NAD submission where SAD and DAD are identical (except 00) will be rejected. If bits b4 or b8 of the NAD required are set to 1 (VPP programming) the NAD will be rejected.

The NAD shall be initialized before any information exchange with the card using T=1 protocol, otherwise and error message will be generated.

System to CAKE80XX: 60 00 01 A5 NAD LRC

CAKE80XX to System: 60 00 00 A5 LRC

Where NAD is the new value of NAD immediately taken into account.

2.4.11 TDA_write_i2c

This command writes a value on an I²C address if a TDA with I²C interface is connected on the board (e.g.: TDA8026).

The answer from the board is an acknowledge.

Example:

System to CAKE80XX: 60 00 02 2B ADD VAL LRC

CAKE80XX to System: 60 00 00 2B LRC

Where ADD is the I²C address, and VAL is the value to write.

2.4.12 TDA_write_i2c

This command reads a value on an I²C address if a TDA with I²C interface is connected on the board (e.g.: TDA8026).

The answer from the board is the read value.

Example:

System to CAKE80XX: 60 00 01 2C ADD LRC

CAKE80XX to System: 60 00 01 2C VAL LRC

Where ADD is the I²C address, and VAL is the read value returned.

2.4.13 Start_EMV_Loopback

These commands launch the EMV Loopback mechanism. This is a loop which tries to activate the smart card (slot 1) every second. If the card activation is success, then the EMV loopback starts and the full test is performed automatically.

At the end, the loop restarts, trying to activate again the smart card.

This commands never returns and works by itself. It allows passing a full EMV protocol certification without any action from the user. (But it can display data on the serial link)

System to CAKE80XX: 60 00 01 2F LRC

CAKE80XX to System: ASCII DATA

3. Embedded firmware

The mother board Cake80xxMBA is supplied with a loaded firmware with a protocol interface described in the communication chapter.

The loaded firmware may not be the one described in this file but a previous version. If the latest one is required, it must be compiled and loaded using the following description.

The source code of this mother board is available as a MSVC solution, provided with an installer: Cake80xxMBAFW_setup.exe.

This solution is based on MSVC 2003 for the text editor, but as it's an ARM embedded software, it uses GNUARM compiler and linker.

3.1 Compiler

The GNUARM Compiler can be downloaded from the GNUARM website:


www.nxp.com/redirect/gnuarm.com/

The package that has been used to build the Firmware is the GCC-4.1 toolchain for cygwin:

http://www.gnuarm.com/bu-2.17_gcc-4.1.1-c-c++_nl-1.14.0_gi-6.5.exe

For the project to be built, the GNUARM compilers must be installed in the C:\GNUARM folder.

If another folder is chosen, then the GNUARM dir in the Build.mak file must be updated.



UM10349

3.2 Loader

Once the Firmware has been built, it can be loaded using LPC2000 Flash Utility which can be downloaded from the NXP website:

http://www.nxp.com/documents/other/lpc2000_flash_isp_utility.zip

😽 LPC2000 Flash Utility _ 🗆 🗵 File Buffer Help LPC2000 Flash Utility V2.2.0 Erase / Blank Flash Programming Communication Filename: Connected To Port: Entire Device prs\Cake80xxMBAFirmware\obj\ArmTDA.hex COM1: Ŧ Blank Check C Selected Sectors Use Baud Rate: Execute Code Upload to Flash 115200 Ŧ after Upload Start Sector: Erase End Sector: 14 Compare Flash Manual Reset 2 Time-Out [sec]: Device Use DTR/RTS Device: LPC2212 for Reset and Part ID: • **Boot Loader** Read XTAL Freq. [kHz]: 14745 Device ID Selection Boot Loader ID: Fig 12. LPC200 Flash Utility - Configuration

The loader must be configured as follows:

The COM port must be adapted to the one used to connect the Cake80xx_MBA board. The filename is the built hex file. By default, after source code installation, the path is: C:\Program Files\NXP Semiconductors\Cake80xxMBAFirmware\obj\ArmTDA.hex

To load the software, follow the steps:

- Supply the Cake80xxMBA board, and connect the serial port to the PC COM port
- Click on the "Upload to Flash" button under the Flash Utility tool
- When the tool asks to reset the board, press and hold the ISP switch of the Cake80xxMBA, then press and release the RST switch, and finally release ISP
- · Click on OK in the message box of Flash Utility
- The load starts

After the load is completed, reset the board by pressing the RST switch only, the board restarts with the new FW.

4. Special comments

4.1 Remarks for CAKE8037T and CAKE8037TT Support


If you get the Motherboard is not marked <u>CAKE80xx_MBA_01_v2</u> (or has a blue sticker) on it, the quartz Y1 needs to be changed in order to be able to use the CAKE8037T or the CAKE8037TT. This is because the TDA8037 can only divide the frequency by 1 or 2.


The new quartz Y1 needs to be between 4 and 5 MHz.




5. Schematic and layout

5.1 Schematic






UM10349




© NXP B.V. 2014. All rights reserved.

5.2 Layout



UM10349

Contact smart card reader chips evaluation with CAKE80xx_MBA



UM10349

5.3 BOM

COMPANY PART NO.	COUNT	REFERENCE	GEOMETRY	DESCRIPTION	Fourneseur	
15x_b3s_1000	2	8P1 8P2	sw_b3s	B3S-1000, OMRON:B3S-1000 Bouton poussoir CMS 6x6		
nsx_bar2_cav	1	STS	cav_254_bar2md	BAR2_CAV, Barrette male droite, pas:2.54mm, h:7mm, 2 points + cavaller		
nsx_bar2x10mdNC	2	/10 /11	con_bar_254_2x10_md			
nsx bar2x4fd	3	11 12 13	con bar 254 2x4 fd	Bar2x4FD, Barrette femelle droite double rangee, 2x4 points, Pas:2.54mm, H=8.5mm, ex.KONTEK:4773541108470		
insx bar2x4md	1	18	con bar 254 2x4 md	Bar2x4, Barrette male droite double rangee, 2x4 points, Pasi2 54mm, H#7mm		
insx bar2x5fd	1	14	con bar 254 2x5 ld	Bar2x5FD, Barrette femelle droite double rangee. 2x5 points, Pas:2.54mm, H=8.5mm, ex:KONTEK:4773541110470		
insx bar2x5mdNC	2	16.17	con bar 254 2x5 md	NC, ***NON CABLE*** Barrette male droite double rangee, 2x5 points, Pas:2.54mm, H#7mm		
onsx_bar3_cav	2	ST3 ST4	cav_254_bar3md	BAR3_CAV, Barrette male droite, pas:2.54mm, h:7mm, 3 points + cavalier		
	1	513 514 T1				
onsx_bc847	26		sot23 c0603	BC847, NXP: BC847, Transistor NPN general purpose, 45V 100mA		
pnsx_c0603_100nf_50V	26	C4 C18 C19 C20 C31	c0603	100nF, Capacite X7R 0603 50V, 10%		
		C32 C33 C34 C35				
		C36 C37 C38 C39				
-		C40 C41 C42 C43				
		C44 C45 C46 C47				
		C48 C49 C50 C51				
		(52				
onsx_c0603_220nf_25V	б	C12 C13 C14 C15	c0603	220nF, Capacite X7R 0603 25V, 10%		
		C16 C17				
nsx_c0603_22pf_50V	4	C22 C23 C53 C54	c0603	22pF, Capacite COG 0603 50V, 5%		
onsx c0603 nc	2	C24 C25	c0603	N.C., Capacite type 0603 ***NON CABLE***		
onsx_cav_1016	2	ST1 ST2	cav_1016	CAV_10.16, Cavaller dore 10.16mm KONTEK:3130676000500		
onsx_chev_citr_s	1	ST7	chev citr o bom	A SOUDER, Chevron Citroen 0603 III A SOUDER III		
ansx_dc10a	1	112	con jack alim dc10	DC-10A, CLIFF:DC-10A Connecteur Jack DC power diam:2.1mm		
onsx_hc49_sm_14.7456mh	1 2	Y1 Y2	xtal_bc49_smx	14.7456MHz, Quartz package HC49/4H-SMD 14.7456MHz, 30ppm, ex:CITIZEN_AMERICA: HCM49 14.7456MABJ-UT		
		19		N2520-6002RB, HE10 bas profil 20 points, male droit, ex:3M:N2520-6002R8		
pnsx_he10bpr_2x10md	1		con_he10bp_2x10_md			
msx_lp38693sd_1.8	1.	104	llp6	LP386935D-1.8, NATIONAL_SEMICONDUCTOR_LP38693SD-1.8 Low drop CMOS regulator 500mA 1.8V		
nsx_ip38693sd_3.3	1	103	llp6	LP38693SD-3.3, NATIONAL_SEMICONDUCTOR LP38693SD-3.3 Low drop CMOS regulator 500mA 3.3V		
ansx_lpc2212	1	ICS	lqfp144_sot486_1	LPC2212FBD144, NXP: LPC2212FBD144 Microcontroleur 16-32bits, 128kB Flash, 10-bit ADC, package:lqfp144	NXP	
onsx_max3241cai	1	102	ssop28_sot341_1	MAX3241CAI+, MAXIM MAX3241CAI+, Transceiver RS232, 3.0 to 5.5V, ESD protected, 1Mbps, Package:ssop28	NXP	
onsx_r0603_0	7	R7 R8 R9 R10 R11	r0603	0, Resistance Package CMS 0603 1% 0.1W		
		R12 R13				
onsx_r0603_10k	9	R1 R4 R18 R19 R20	r0603	10k, Resistance Package CMS 0603 1% 0.1W		
		R21 R22 R23 R24				
onsx_r0603_47k	2	R2 R3	10603	47k, Resistance Package CMS 0603 1% 0.1W		
pnsx r0603 4k7	4	R5 R6 R25 R26	r0603	4k7, Resistance Package CMS 0603 1% 0.1W		
onsx r0603 nc	4	R14 R15 R16 R17	r0603	N.C., Resistance Package CMS 0603 1% 0.1W ***NON CABLE***		
ansx_subd_09fc_tyco	1	15	con_subd_09_fc_tyco	1-734348-1, TYCO:1-734348-1, SubD 9 points, femelle coude, serie AMPLIMITE		
ensx taja 10u 10v	2	C29 C30	cap 320x160x160 a	10uF, Capacite Tantalium Package TAJA AVX:TAJA106K010R, 10%, 10V-85 degres / 7V-125 degres		
ansx tajb 10u 16v	2	C5 C6	cap 350x280x190 b	10uF, Capacite Tantalium Package TAJB AVX:TAJB106K016R, 10%, 16V-85 degres / 10V-125 degres		
onsx_tajb_1u_35v	3	C8 C10 C11	cap 350x280x190 b	1uF, Capacite Tantalium Package TAJB AVX:TAJB105K035R, 10%, 35V-85 degres / 23V-125 degres		
	3	C26 C27 C28	cap_350x280x190_b			
msx_tajb_33u_10v				33uF, Capacite Tantalium Package TAJB AVX:TAJB336K010R, 10%, 10V-85 degres / 7V-125 degres		
ansx_tda8007b	1	IC1	lqfp48_sot313_2	TDA8007BHL, NXP: TDA8007BHL Double multiprotocol IC card interface package:lpfp48	NXP	
nsx_tp_bar1	11	TP13 TP14 TP15	tp_bar1	TP_Bar1, Barrette male droite, h:7mm. 1 point, SAMTEC:HTSW-1-01-07-G-S		
		TP16 TP17 TP18				
		TP21 TP22 TP23				
		TP24 TP25				
onsx_tp_bar1_nc	12	TP1 TP2 TP3 TP4	tp_bar1	N.C., ***NON CABLE***		
and the second		TPS TP6 TP7 TP8				
		TP9 TP10 TP11 TP12				
onsx_tp_boudle1_n	4	TP26 TP27 TP28	tp_boucle_d100	5001, TestPoint:KEYSTONE-5001 Noir		
		TP29	10.000	Sector and a sector and the sector		
bulle01	1			Circuit_imprime:85X0087-1		
bulle02	4			BULLEO2:Entretoise Hexag fem M3x15 laiton-ETL305015		
bulle03	4			BULLED3:Vis C M3x6 Inox		
bulle04	4			BULLED4:INTER_INOX:A2M320_rondelle_eventailie_inox		
	4			solleu4:inie#_inox:source.csnt-100-8k-G		
rcav254snt						

Fig 19. Bill of materials

6. Legal information

6.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

6.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

UM10349

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

6.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

7. Index

C Commands	9
E Error list	10
T TDA8037 Support	22

8. List of figures

Fig 1.	Cake80xx_MBA	3
Fig 2.	Cake80xxMBA evaluation architecture	4
Fig 3.	Daughter board - Card connector position	5
Fig 4.	Daughter boards position	6
Fig 5.	Frame structure	7
Fig 6.	Frame structure	7
Fig 7.	Successful command frame description	8
Fig 8.	Unsuccessful command frames	8
Fig 9.	Acknowledge frame	8
Fig 10.	power_up_5V frame exchange	.15
Fig 11.	Build.mak - Compiler path	.20
Fig 12.	LPC200 Flash Utility - Configuration	.21
Fig 13.	Cake80xx_MBA	.22
Fig 14.	CAKE80xx_MBA_01_D Schematic part 1	.23
Fig 15.	CAKE80xx_MBA_01_D Schematic part 2	.24
Fig 16.	CAKE80xx_MBA_01_D Schematic part 3	.25
Fig 17.	Layout - Top Layer	.26
Fig 18.	Layout – Bottom Layer	.27
Fig 19.	Bill of materials	.28

9. List of tables

Table 1.	Command summary	.9
Table 2.	Outgoing commands (only)	10
Table 6.	Supported baudrates	18

10. Contents

1.	Board presentation3
1.1	Board architecture4
1.2	Board connections5
1.2.1	Power supply5
1.2.2	Computer connection5
1.2.3	Daughter boards connections5
2.	Communication7
2.1	ALPAR Protocol7
2.1.1	General dialog structure7
2.1.1.1	Successful command8
2.1.1.2	Unsuccessful command8
2.1.1.3	Answer with an acknowledge (power_off,
	idle_mode, power_down_mode)8
2.2	Commands9
2.2.1	General commands9
2.3	Error list10
2.4	Commands description13
2.4.1	General commands13
2.4.1.1	send_num_mask13
2.4.1.2	Select_device13
2.4.1.3	check_card_presence13
2.4.1.4	get_reader_status14
2.4.1.5	set_serial_baud_rate14
2.4.1.6	serial_time_out14
2.4.2	power_up commands15
2.4.2.1	power_up_5V15
2.4.2.2	power_up_3V16
2.4.2.3	power_up_1.8V16
2.4.3	power_off16
2.4.4	card_command (APDU)16
2.4.5	negotiate16
2.4.6	Ifsd_request17
2.4.7	set_clock_card17
2.4.8	card_take_off and card_insertion17
2.4.9	set_card_baud_rate18
2.4.10	set_nad19
2.4.11	TDA_write_i2c19
2.4.12	TDA_write_i2c19
2.4.13	Start_EMV_Loopback19
3.	Embedded firmware20
3.1	Compiler20
3.2	Loader21
4.	Special comments22
4.1	Remarks for CAKE8037T and CAKE8037TT
	Support22

5.	Schematic and layout	23
5.1	Schematic	23
5.2	Layout	
5.3	BOM	
6.	Legal information	29
6.1	Definitions	
6.2	Disclaimers	
6.3	Trademarks	29
7.	Index	30
8.	List of figures	31
9.	List of tables	32
10.	Contents	33

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

© NXP B.V. 2014.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

> Date of release: 1 October 2014 Document identifier: UM10349