User manual

Document information

Information	Content	
Keywords	D3160, SiC, half-bridge, FlexGUI, FRDMGD3160CSLEVM	
Abstract	This document describes how to use the FRDMGD3160CSLEVM half-bridge evaluation kit populated with two GD3160 single channel gate drive devices.	




FRDMGD3160CSLEVM half-bridge evaluation board

Revision history

Rev	Date	Description
1	20230117	initial version


1 Important notice



UM11872

FRDMGD3160CSLEVM half-bridge evaluation board

2 FRDMGD3160CSLEVM



3 Getting started

The NXP analog product development boards provide an easy-to-use platform for evaluating NXP products. The boards support a range of analog, mixed-signal, and power solutions. They incorporate monolithic integrated circuits and system-in-package devices that use proven high-volume technology. NXP products offer longer battery life, a smaller form factor, reduced component counts, lower cost, and improved performance in powering state-of-the-art systems.

FRDMGD3160CSLEVM is custom development kit for Bosch using A-sample version of CSL module. There is no official webpage for this tool but most information can be found at <u>http://www.nxp.com/FRDMGD3160HBIEVM</u>.

The overview tab provides an overview of the device, product features, a description of the kit contents, a list of (and links to) supported devices, a list of (and links to) any related products, and a **Get Started** section.

The most relevant needed package on this webpage for using the FRDMGD3160CSLEVM kit is the FlexGUI software.

- 1. Go to http://www.nxp.com/FRDMGD3160HBIEVM
- 2. Scroll down to the Software portion
- 3. Download the FlexGUI software tool

3.1 Kit contents/packing list

The FRDMGD3160CSLEVM kit contents include:

- Assembled and tested FRDMGD3160CSLEVM board in an anti-static bag
- 3.3 V to 5.0 V translator board (KITGD3160TREVB) connected to FRDM-KL25Z
- USB cable, type A male/type mini B male, 3 ft
- Quick start guide

3.2 Required equipment

To use this kit, you need:

- Bosch SiC module CSL A-sample
- DC link capacitor compatible with the HybridPACK Drive module
- 1.27 mm jumpers for configuration (included with kit)
- + 30 μH to 50 $\mu H,$ high current air core inductor for double pulse testing
- · HV power supply with protection shield and hearing protection
- 25 V, 1.0 A DC power supply
- 500 MHz 2.5 GS/s 4-channel oscilloscope
- Rogowski coil,
- Isolated high-voltage probe
- Digital voltmeter

3.3 System requirements

The kit requires the following to function properly with the software:

• Windows 7 or higher operating system

4 Getting to know the hardware

4.1 Overview

The FRDMGD3160CSLEVM is a half-bridge evaluation kit populated with two GD3160 single channel gate drive devices. The kit includes the Freedom KL25Z microcontroller hardware for interfacing a PC installed with FlexGUI software. This NXP software interfaces the communication to the serial peripheral interface (SPI) registers on the GD3160 gate drive devices in either daisy chain or standalone configuration.

The KITGD3160TREVB translator board is used to translate 3.3 V signals to 5.0 V signals between the MCU and GD3160 gate drivers. The evaluation kit can be connected to a compatible insulated gate bipolar transistor (IGBT) or SiC module for half-bridge evaluations and applications development.

4.2 Board features

- Capability to connect to Bosch CSL A-sample SiC module for half-bridge evaluations
- Negative VEE gate low drive level (configurable with potentiometer from -2 V to -8 V DC)
- Adjustable VCCREG regulated high gate drive level (15 V to 21 V DC)
- Jumper configurable for disabling dead time fault protection when short-circuit testing
- · Easy access power, ground, and signal test points
- Easy to install and use FlexGUI for interfacing via SPI through PC; software includes double pulse and short-circuit testing capability
- Negative temperature coefficient (NTC) connection and configurable for monitoring module temperature

4.3 Device features

Table 1. Device features


Device	Description	Features	
GD3160	The GD3160 is an advanced single channel gate driver for IGBT and SiC.	 Compatible with current sense and temp sense IGBTs DESAT detection capability for detecting V_{CE} desaturation condition Fast short-circuit protection for IGBTs with current sense feedback Compliant with automotive safety integrity level (ASIL) C/D ISO 26262 functional safety requirements SPI interface for safety monitoring, programmability, and flexibility Integrated galvanic signal isolation Integrated gate drive power stage capable of 10 A peak source and sink Interrupt pin for fast response to faults Compatible with negative gate supply Compatible with 200 V to 1700 V IGBTs, power range > 125 kW 	

UM11872

4.4 Board description

The FRDMGD3160CSLEVM is a half-bridge evaluation board populated with two GD3160 single channel IGBT or SiC gate drive devices. The board supports connection to an FRDM-KL25Z microcontroller for SPI communication configuration programming and monitoring. The board includes desaturation (DESAT) circuitry for short-circuit detection and implementation of GD3160 shutdown protection capabilities.

The evaluation board is designed to connect to Bosch CSL A-sample SiC module for evaluation of the GD3160 performance and capabilities.



4.4.1 Low-voltage logic and control connector

Low-voltage domain is 12 V VSUP domain that interfaces with the MCU and GD3160 control registers through the 24-pin connector interface.

Low-side driver and high-side driver domains are driver control interfaces to CSL A-sample module single phase connections and test points.

NXP Semiconductors

UM11872

FRDMGD3160CSLEVM half-bridge evaluation board




Figure 3. Evaluation board voltage domains

Table 2.	Low-voltage	domain	24-pin	connector	definitions
----------	-------------	--------	--------	-----------	-------------


Pin	Name	Function	
1	AOUTL	analog output duty cycle encoded signal (low side) for reading temperature via TSENSEA or voltage via AMUXIN	
2	n.c.	not connected	
3	CSBL	chip select bar (low side)	
4	n.c.	not connected	
5	PWML	pulse width modulation (PWM) input (low side)	
6	INTBL	interrupt bar (low side)	
7	MOSIL	master out slave in (low side)	
8	SCLK	serial clock input	
9	MISOL	master in slave out (low side)	
10	EN_PS	MCU control of flyback power supply	
11	FSSTATEL	fail-safe state (low side)	
12	GND	ground	
13	FSENB	fail-safe enable (high side and low side)	
14	MISOH	master in slave out (high side)	

Pin	Name	Function	
15	INTAL	fault reporting and real time $V_{\mbox{\scriptsize CE}}$ and VGE monitoring (low side)	
16	MOSIH	master out slave in (high side)	
17	INTAH	fault reporting and real time V_{CE} and VGE monitoring (high side)	
18	CSBH	chip select bar (high side)	
19	LED_PWR	USB 3.3 V power for INTB LEDs (high side and low side)	
20	AOUTH	duty cycle encoded signal (high side)	
21	PWMH	PWM input (high side)	
22	FSSTATEH	fail-safe state (high side)	
23	GND	ground	
24	INTBH	interrupt bar (high side)	

Table 2. Low-voltage domain 24-pin connector definitions...continued

4.4.2 Test point definitions

All test points are clearly marked on the evaluation board. Figure 4 shows the location of various test points.




Test point	Definition	
Low-voltage	domain	
VSUP	DC voltage source connection point for VSUP power input of GD3160 devices. Typically supplied by vehicle battery +12 V DC.	
GND	grounding points for low-voltage domain	
INTBL	interrupt bar low-side test point	
INTBH	interrupt bar high-side test point	
Low-side driv	ver high-voltage domain	
GNDL	low-side domain ground point	
GL	module gate test point on low-side driver domain which is the charging pin of gate; including MMCX probe connection	
VCCREGL	VCC regulator low-side test point	
VEEL	negative voltage supply test point for low-side driver gate of IGBT or SiC module	
VDC	DC link voltage test point at voltage divider	
COLLL	collector test point/connection terminal on low side	
High-side dri	ver high-voltage domain	
GNDH	high-side domain ground point	
COLLH	collector test point/connection high side	
TSENSEH	temperature sense connection high-side test point	
VCCREGH	VCC regulator high-side test point	
GH	module gate test point on high-side driver domain which is the charging pin of gate; including MMCX probe connection	
VEEH ^[1]	negative voltage supply test point for high-side driver gate of IGBT or SiC module	

Table 3. Test point definitions

[1] VEEH (mislabeled VEEL) on the board

FRDMGD3160CSLEVM half-bridge evaluation board




4.4.3 Power supply and jumper configuration

Table 4. Jumper definitions

Jumper	Position	Function	
PWMHSEL (J10)	1-2 dead time fault protection enabled (high side)		
	2-3	dead time fault protection disabled (use for short-circuit testing)	
PWMLSEL (J14)	1-2	dead time fault protection enabled (low side)	
	2-3	dead time fault protection disabled (use for short-circuit testing)	
PS_EN 1-2 MCU control of flyback supply enable		MCU control of flyback supply enable	
	2-3	flyback supply enable tied to VSUP	

FRDMGD3160CSLEVM half-bridge evaluation board



4.4.4 Bottom view

4.4.5 Gate drive resistors


- RGH gate high resistor in series with the GH pin at the output of the GD3160 gate high driver and CSL A-sample module gate that controls the turn-on current for SiC metal-oxide-semiconductor field-effect transistor (MOSFET) gate.
- RGL gate low resistor in series with the GL pin at the output of the GD3160 gate low driver and CSL A-sample module gate that controls the turn-off current for SiC MOSFET gate.
- RAMC series resistor between CSL A-sample module gate and active Miller clamp (AMC) input pin of the GD3160 driver for gate sensing and active Miller clamping.


RGH and RGL resistors have to be at least 4 Ω each. By default, the board is populated with the following values:

Table 5. Board default resistor values

Active side	RGH	RGL
High side	R48//R50 = 13.5 Ω	R52//R54 = 10 Ω
Low side	R11//R13 = 11 Ω	R6//R8 = 9 Ω

In addition, there are two unpopulated locations for an additional gate capacitance if necessary (C73 and C9).






4.4.6 LED interrupt indicators

Table 6. LED interrupt indicators

LED	Description
Low-side INTB	connected to the INTB output pin of low-side driver indicating reported fault status when on (active LOW)
High-side INTB	connected to the INTB interrupt output pin of high-side driver indicating reported fault status when on (active LOW)

4.5 Kinetis KL25Z Freedom board

The Freedom KL25Z is an ultra low-cost development platform for Kinetis L series MCU built on Arm Cortex-M0+ processor.



FRDMGD3160CSLEVM half-bridge evaluation board

4.6 3.3 V to 5.0 V translator board

KITGD3160TREVB translator enables level shifting of signals from MCU 3.3 V to 5.0 V SPI communication.




Table 7.	Translator	board j	jumper	definitions
----------	------------	---------	--------	-------------

Jumper	Position	Function		
VCCSEL (J3)	1-2	selects 5.0 V for 5.0 V compatible gate drive		
	2-3	selects 3.3 V for 3.3 V compatible gate drive		
PWMH_SEL (J4) 1-2 selects PWM high-side control from KL25.		selects PWM high-side control from KL25Z MCU		
	2-3	selects PWM high-side control from fiber optic receiver inputs		
PWML_SEL (J5)	EL (J5) 1-2 selects PWM low-side control from KL25Z MCU			
	2-3	selects PWM low-side control from fiber optic receiver inputs		


5 Configuring the hardware


FRDMGD3160CSLEVM is connected to compatible CSL A-sample SiC MOSFET module with a DC link capacitor as shown in <u>Figure 11</u>. Double pulse and short-circuit testing can be conducted utilizing Windows based PC with FlexGUI software.

Suggested equipment needed for test:

- Rogowski coil high-current probe
- High-voltage differential voltage probe
- · High sample rate digital oscilloscope with probes
- DC link capacitor compatible with CSL A-sample module
- CSL A-sample SiC MOSFET module
- Windows based PC
- High-voltage DC power supply for DC link voltage
- Low-voltage DC power supply for VSUP
 +12 V DC gate drive board low-voltage domain
- Voltmeter for monitoring high-voltage DC link supply
- Load coil for double pulse and short-circuit testing

FRDMGD3160CSLEVM half-bridge evaluation board





6 Installation and use of software tools


Software for FRDMGD3160CSLEVM is distributed with the FlexGUI tool (available on NXP.com). Necessary firmware comes pre-installed on the FRDM-KL25Z with the kit.

Even if the user intends to test with other software or PWM, it is recommended to install this software as a backup or to help debugging.

6.1 Installing FlexGUI on your computer

The latest version of FlexGUI supports the GD3100 and GD3160. It is designed to run on any Windows 10 or Windows 8 based operating system. To install the software, do the following:

- 1. Go to <u>www.nxp.com/FlexGUI</u> and click **Download**.
- 2. When the FlexGUI software page appears, click **Download** and select the version associated with your PC operating system.
- 3. FlexGUI wizard creates a shortcut, an NXP FlexGUI icon appears on the desktop. By default, the FlexGUI executable file is installed at C:\flexgui-app-des-gd31xx.exe. Installing the device drivers overwrites any previous FlexGUI installation and replaces it with a current version containing the GD31xx drivers. However, configuration files (.spi) from the previous version remain intact.



6.2 Configuring the FRDM-KL25Z microcode

By default, the FRDM-KL25Z delivered with this kit is preprogrammed with the current and most up-to-date firmware available for the kit.

A way to check quickly that the microcode is programmed and the board is functioning properly, is to plug the KL25Z into the computer, open FlexGUI, and verify that the software version at the bottom is 6.4 or later (see Figure 14).

If a loss of functionality following a board reset, reprogramming, or a corrupted data issue, the microcode may be rewritten per the following steps:

- 1. To clear the memory and place the board in bootloader mode, hold down the reset button while plugging a USB cable into the **OpenSDA** USB port.
- 2. Verify that the board appears as a BOOTLOADER device and continue with step 3. If the board appears as KL25Z, you may go to step 6.
- Download the Firmware Apps .zip archive from the PEmicro OpenSDA webpage (<u>http://www.pemicro.com/opensda/</u>). Validate your email address to access the files.
- 4. Find the most recent MDS-DEBUG-FRDM-KL25Z_Pemicro_v118.SDA and copy/drag-and-drop into the **BOOTLOADER** device.
- Reboot the board by unplugging and replugging the connection to the **OpenSDA** port. Verify now that the device appears as a KL25Z device to continue.
- Locate the most recent KL25Z firmware; which is distributed as part of the FlexGUI package.
 - a. From the FlexGUI install directory, which is located in the flexgui-app-desgd31xx\bin folder and is named in the form "flexgui-fw-KL25Z_usb_hid_ gd31xxC_vx.x.x.bin".
 - b. This .bin file is a product/family-specific configuration file for FRDM-KL25Z containing the pin definitions, SPI/PWM generation code, and pin mapping

assignments necessary to interface with the translator board as part of FRDMGD3160CSLEVM.

- With the KL25Z still plugged through the **OpenSDA** port, copy/drag-and-drop the .bin file into the KL25Z device memory. Once done, disconnect the USB and plug into the other USB port, labeled **KL25Z**.
 - a. The device may not appear as a distinct device to the computer while connected through the KL25Z USB port, this is normal.
- 8. The FRDM-KL25Z board is now fully set up to work with FRDMGD3160CSLEVM and the FlexGUI.
 - a. There is no software stored or present on either the driver or translator boards, only on the FRDM-KL25Z MCU board.

All uploaded firmware is stored in non-volatile memory until the reset button is hit on the FRDM-KL25Z. There is no need to repeat this process upon every power up, and there is no loss of data associated with a single unplug event.

6.3 Using the FlexGUI


The FlexGUI is available from <u>http://www.nxp.com/FlexGUI</u> as an evaluation tool demonstrating GD31xx-specific functionality, configuration, and fault reporting. FlexGUI also includes basic capacity for the FRDMGD3160CSLEVM to control an IGBT or SiC module, enabling double pulse or short-circuit testing.

SPI messages can be realized graphically or in hexadecimal format. CSB is selectable to address one or both GD31xx on the board via daisy chain. See <u>Figure 14</u> to <u>Figure 33</u> for FlexGUI for GD31xx internal register read and write access.

Starting FlexGUI for GD31xx

- FlexGUI install program (flexgui-app-des-gd31xx-0.x.x.exe)
- Download FlexGUI and run the install program on your PC.
- When you start the application, <u>Figure 14</u> allows you to select the target application board, feature set (standard or daisy chain), target MCU, and USB interface. Leave all settings as shown.

FRDMGD3160CSLEVM half-bridge evaluation board



FlexGUI settings

• Access settings by selecting Settings from the File menu

GD3160	Half Bridge EVBs
	elp
Settings	Vendor ID: 0x15A2 Stop
Exit	ges 🔹 🖌 🖬 💾 🔶
8> GD316	0 LOW [MODE2:0x01] R: 0x0260
2> GD316	0 LOW [FSSTATEL] W: 0
29> GD31	60 LOW [MODE2:0x01] R: 0x0260
3> GD316	0 LOW [FSSTATEH] W: 0
39> GD31	60 HIGH [MODE2:0x01] R: 0x0260
4> GD316	0 LOW [EN_PS] W: timeout
71> GD31	60 LOW [MODE2:0x01] R: 0x0260
72> GD31	60 LOW [MODE2:0x01] R: 0x0260
645 GD21	EO LOUM RECENDING 1
	aaa-038531
igure 15. GUI settings menu	

FRDMGD3160CSLEVM half-bridge evaluation board

• The Loader and Logs settings are shown below:

	0.00	The second s					
Kit/Device Loader	Logs Reg	gister Map T	abs				
Startup							
Show Loader:	\checkmark	lf enabled,	loader will be sho	wn on next applicati	on startup.		
Apply Discard	Defaults						
						 aaa-	038532

Kit/Device Loader	Loas	Register Map	Tabs	
Behavior	2-			
Log Level:		INFO	•	Legend: SEVERE fatal, non-recoverable events WARNING suspicious, recoverable events INFO standard events (register/pin read/write) FINE verbose variant of above (data frames, crc, etc.) FINEST processing output with finest details FINEST ⊃ FINE ⊃ INFO ⊃ WARNING ⊃ SEVERE init for number of cached messages. More items take more
Message Limit:		500	And an other designs of the local distance o	
Apply Discard	Det	aults		
				aaa-0385


- Access settings by selecting Settings from the File menu.
- The Register Map and Tabs settings are shown below:

Kit/Device Loader Logs	Register Map	Tal	25	
User Interface				
Navigator View:	 Tree View List View 		Display register sets and register groups in tree form. Display only register sets in list form.	
Registers Per Page:	8	*	Number of registers to be displayed on single page.	
Sort By Address:			All visible registers will be sorted by address.	
Bit Buttons				
Bit Buttons Per Line:	10	*	Number of bit buttons to be displayed per line. Not guaranteed in case of insufficient screen space.	
Uniform Buttons:	\checkmark		All bit buttons will use the same fixed width.	
Button Width:	90	*	Bit button width in pixels.	
Show Bit Position:			Display position in related bit group, e.g. [X:Y].	
Apply Discard De	faults			

Kit/Device Loader Logs Regis	ter Map	abs
User Interface		1,
Show Control Toolbar		enabled, tab will show control toolbar with buttons for read, write and olling of its state as well as specific ones to given tab.
Behavior		
Use Register Init Value:		enabled, tab will use register init value for configuration items as efault one for GUI startup or reset (start/stop connection).
Auto-Copy Read To Write:		enabled, read out value is automatically copied to write selection ounterpart.
Auto-Run Read After Write:		enabled, write to register automatically initiates read of the same gister after completion. This option applies only for r/w registers.
Apply Discard Defaults		

Command Log window

• The Command Log area informs the user about application events.



Global workspace controls


- Always visible in the lower left corner of the main application window.
- GD3160 tab functionality
 - Switch modes between run and configuration mode
 - Set SPI frequency

GD3160 HIGH	Pins Status Analog		
Mode			
Switch Mode:	run-mode 👻	Apply	
Current Mode:	run-mode	Poll	
Routing:	SPI-routing *		
▼ SPI0			
Bus:	SPI		
Frequency [kHz]	: 4000		
		aa-038537	
Figure 21. Device pins settings and sta	tus menus		

- Pins tab functionality
 - Set control levels. Default values are shown.
 - Read and automatically poll INTB pins (INTA pins are added for GD3160).
 - Control pins set values to a default to a functional state.
 - FSENB enable/disable fail-safe enable
 - EN_PS enables flyback supply on EVB at 17 V V_{CC} on high side and low side
 - FSSTATEL and FSSTATEH set the fail-safe state when FSENB is enabled
 - PWML and PWMH set the default state PWM inputs for high side and low side

FSENB: High FSSTATEL: Low FSSTATEH: Low EN_PS: High PWML: Low PWMH: Low		s		
FSSTATEH: Low - EN_PS: High - PWML: Low -	FSENB:	High	-	
EN_PS: High ~ PWML: Low ~	FSSTATEL:	Low	-	
PWML:	FSSTATEH:	Low	-	
	EN_PS:	High	-	
PWMH: Low -	PWML:	Low	*	
	PWMH:	Low	*	
			aaa-038538	8

- Status tab functionality
 - Monitors Status 1 and Status 2 fault bits. Bits that are set are shown in red.
 - Ability to clear all faults and automatically poll status registers.



• Analog tab functionality

- Read and poll ADC values from the high-voltage domain
- Displays raw ADC and converted values

	GD3160 HIGH Pi	ns Status Ana	log	
	Va	alues (VREF = 5.	DV)	
	Signal name:		Raw ADC value:	
	ADC_IGBT_TEMP		1023	
	ADC_AMUX	0.0 V	0	
	VCC	17.9 V	458	
	ADC_DIE_TEMP	3.28 V	671	
			0	
		Read Poll		
			aaa-038540	
Figure 24. Analog tab function	onality			


Register map

- Registers are grouped according to function; independent lines to read and write the registers
- Individual registers can be read by clicking the R button and can be written by using the W button.
- Copy button to copy the read values to the write line; can be set to copy automatically
- Reset button to undo the changes on the write line and reset to the previous value
- Global register controls perform the selected command on all registers with the checkbox selected.

NXP Semiconductors


UM11872

FRDMGD3160CSLEVM half-bridge evaluation board



Gate Drive tab

- Allows setting of parameters related to the gate drive; controls are disabled when not in config mode
- Provides a more intuitive visual way to set parameters
- All settings are automatically synchronized with the register controls.




Current Sense tab

- Allows setting of parameters related to current sense
- Provides a more intuitive visual way to set parameters
- All settings are automatically synchronized with the register controls.

NXP Semiconductors


UM11872

FRDMGD3160CSLEVM half-bridge evaluation board




DESAT & Seg Drive tab

- Allows setting of parameters related to desat and segmented drive
- Provides a more intuitive visual way to set parameters
- All settings are automatically synchronized with the register controls.




Overtemperature tab

- Allows setting of parameters related to overtemperature and overtemperature warning thresholds
- Provides a more intuitive visual way to set parameters
- All settings are automatically synchronized with the register controls.



Undervoltage and overvoltage threshold tab

- Allows setting of parameters related to undervoltage threshold
- · Provides a more intuitive visual way to set parameters
- · All settings are automatically synchronized with the register controls.






Measurements tab

• Allows monitoring and graphing of ADC and temperature values

Status tab

- Allows monitoring of Status 1, Status 2, and Status 3 register values
- Status 1 and Status 2 faults can be cleared
- · Status mask registers can be modified when in configuration mode

FRDMGD3160CSLEVM half-bridge evaluation board



Pulse tab

- Used for double pulse, short circuit, and PWM testing
- Select desired T1, T2, and T3 timings for each test type; select enable then generate pulses

	- Double Pulse Test		PWM Output
		Enable Generate Polses	Start Stop
KL25Z MCU		t1 (us) 10 🚊	Frequency (KHz) 4 *
generates the desired pulses from selectable		t2 (us) 2	Duty Cycle (%) 50 +
timings (t1, t2, t3)	t1 t2 t3	t3 (us) 2	
		High Side Low Side	
	Short Circuit Test 1		
		Enable Generate Pulses	PWM output generates a
	HS L	11 (us) 1	continuous PWM frequency to the PWM inputs
		t2 (us) 2	F WM Inputs
	t1 t2 t3	t3 (us) 1 *	
	Short Circuit Test 2		
		Enable Cenerate Pulses	
	HS ¹²	t1 (us) 1	
		t2 (us) 2 *	
	t1 t3	13 (us) 1 👘	
		- 10	
			aaa-038549

6.4 Troubleshooting

Some common issues and troubleshooting procedures are detailed below. This is not an exhaustive list by any means, and additional debug may be needed:

NXP Semiconductors

UM11872

FRDMGD3160CSLEVM half-bridge evaluation board

Problem	Evaluation	Explanation	Corrective action(s)
No PWM output (no fault reported)	Check PWM jumper position on translator board	Incorrect PWM jumpers obstruct signal path but not report fault	 Set PWMH_SEL (J4) and PWML_SEL (J5) jumpers properly, for desired control method: 3.3 V to 5.0 V translator board reviewed in <u>Section 4.6</u>
	Check PWM control signal	Ensure that proper PWM signal is reaching GD3160 PWM input	Monitor EXT_PWML (TP14) and EXT_PWMH (TP15) for commanded PWM state
	Check FSENB status (see GD3160 pin 15, STATUS3)	PWM is disabled when FSENB = LOW	Set pin FSENB = HIGH (pin 15) to continue
	Check CONFIG_EN bit (MODE2)	PWM is disabled when CONFIG_EN is logic 1	Write CONFIG_EN = logic 0 to continue
No PWM output (fault reported)	Check VGE fault (VGE_FLT)	A short on IGBT or SiC module gate, or too low of VGEMON delay setting causes VGE fault, locking out PWM control of the gate.	Clear VGE_FLT bit (STATUS2) to continue. Increase VGEMON delay setting (CONFIG6). If safe operating condition can be guaranteed, set VGE_FLTM (MSK2) bit to logic 0, to mask fault.
	Check for short-circuit fault (SC) in STATUS1 register	SC is a severe fault that disables PWM. SC fault cannot be masked	Clear SC fault to continue. Consider adjusting SC fault settings on GD3160: • Adjust short-circuit threshold setting (CONFIG2) • Adjust short-circuit filter setting (CONFIG2)
PWM output is good, but with persistent fault reported	Check for dead time fault (DTFLT) in STATUS2 register	Dead time is enforced, but fault indicates that PWM controls signals are in violation	Clear DTFLT fault bit (STATUS2). Check PWMHSEL (J10) and PWMLSEL (J9) are configured to bypass dead time faults. Consider adjusting dead time settings on GD3160: • Change mandatory PWM dead time setting (CONFIG5) • Mask dead time fault (MSK2)
	Check for overcurrent (OC) fault in STATUS1 register	OC fault latches, but does not disable PWM. OC fault cannot be masked.	Clear OC fault bit (STATUS1). Adjust OC fault detection settings on GD3160: • Adjust overcurrent threshold setting (CONFIG1) • Adjust overcurrent filter setting (CONFIG1)
PWM or FSSTATE rising edge has longer delay than falling edge	Check translator output voltage versus GD3160 VDD voltage	Low translator output voltage (compared with correct VDD at GD3160) causes the high threshold at the GD3160 pin to be crossed later than commanded	Check translator output voltage selection (J233) is configured to the same level as the GD3160 VDD Check VCCSEL supply or translator outputs on the translator board for excessive loading or supply droop/pulldown
WDOG_FLT reported on startup	Check VSUP and VCC are powered	On initialization, watchdog fault is reported when one die is powered up before the other	Check VSUP and VCC both have power applied. Clear WDOG_FLT bit (STATUS2) to continue.
SPIERR reported on startup	Check KL25Z/translator connection	On initialization, SPIERR can occur when the SPI bus is open, or when GD3160 IC is powered up before the translator (which provides CSB).	Clear SPIERR fault to continue. Reinitialize power to GD3160 after translator is powered (over USB).

Problem	Evaluation	Explanation	Corrective action(s)
SPIERR reported after SPI message	Check bit length of message sent	There is SPIERR if SCLK does not see a n*24 multiple of cycles	Use 24-bit message length for SPI messages
	Check CRC	SPIERR faults if CRC provided in sent message is not good	Use FlexGUI to generate commands with valid CRC. The command can be copied in binary or hexadecimal and sent from another program.
	Check for sufficient dead time between SPI messages	SPIERR fault bit is set when the time between SPI messages (txfer_delay) received is too short. Minimum required delay time is 19 µs.	Check time between CSB rising edge (old message end) and CSB falling edge (new message start) during normal SPI read, and ensure transfer delay dead time check. SPIERR can also be cleared in BIST.
VCCREGUV reported on startup	Check VCCREG potential	Caused by low VCC	Clear VCCREGUV fault bit (STATUS1). Tune VCC-GNDISO potential with power supply set resistor (R37).
VREFUV reported on startup	Check HV domain is powered correctly	Related to slow rise time of VCC supply on HV domain, or failed VREF regulator	Clear VREFUV bit (STATUS2). Reset HV domain supply if fault bit does not clear.
	Check VCC for undervoltage condition	Low VCC is visible indirectly through other HV domain faults	Tune VCC-GNDISO using R37 feedback
VCCOV fault reported on startup	Check VEE level on suspect domain.	If VEE level is not at desired negative voltage it could cause excessive VCC level.	Check Zener diode in power supply circuit for proper value in setting VEE level. Clear VCCOV bit (STATUS1) to continue.
	Check VCC-GNDISO potential	PWM is disabled during a VCC overvoltage (20 V nom.)	Tune VCC-GNDISO potential to suitable level with power supply set resistor (R37). Clear VCCOV bit (STATUS1) to continue.
No PWM during short circuit test	Check PWMxSEL jumpers	Incorrect configuration of PWMALT pins prevent short-circuit test by enforcing dead time	For short-circuit test, set PWMLSEL (J9) and PWMHSEL (J10) to bypass dead time. See <u>Section 4.4.3</u> for details.
Bad SPI data, appears to repeat previous response	Check VSUP/VDD for undervoltage condition	VDD_UV latches SPI buffer contents, preventing updated fault reporting.	Check voltage provided at VDD pin (pin 3). On each read, compare the address from the sent command and response (a difference indicates that the SPI response is latched due to inactive). Read multiple addresses to ensure a good comparison.
	Check PS_EN is set to HIGH in Flex GUI; see <u>Figure 22</u>	VCC/VEE can be enabled/disabled in software.	Enable VCC/VEE from FlexGUI
	Check VCC for undervoltage	Unpowered VCC prevents HV domain from updating data	Tune VCC-GNDISO using R37 feedback

7 Schematics, board layout, and bill of materials

The board schematics, board layout, and bill of materials are available at <u>http://</u><u>www.nxp.com/FRDMGD3160CSLEVM</u> on the Overview tab under Get Started.

8 References

[1] Product summary page for GD3160 device <u>http://www.nxp.com/GD3160</u>

FRDMGD3160CSLEVM half-bridge evaluation board

9 Legal information

9.1 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

9.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at <u>PSIRT@nxp.com</u>) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

Suitability for use in automotive applications (functional safety) -This NXP product has been qualified for use in automotive applications. It has been developed in accordance with ISO 26262, and has been ASIL classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

FRDMGD3160CSLEVM half-bridge evaluation board

9.3 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V. Kinetis — is a trademark of NXP B.V. SafeAssure — is a trademark of NXP B.V.

FRDMGD3160CSLEVM half-bridge evaluation board

Jumper definitions11

Tables

Tab. 1.	Device features6
Tab. 2.	Low-voltage domain 24-pin connector
	definitions
Tab. 3.	Test point definitions10

Tab. 5.	Board default resistor values13
Tab. 6.	LED interrupt indicators14
Tab. 7.	Translator board jumper definitions16

Tab. 4.

Figures

Fig. 1.	FRDMGD3160CSLEVM	4
Fig. 2.	Connecting FRDM-KL25Z, GD31xx half-	
	bridge EVB and translator board	7
Fig. 3.	Evaluation board voltage domains	8
Fig. 4.	Key test point locations	9
Fig. 5.	Power supply and jumper configuration	11
Fig. 6.	Evaluation board bottom view	12
Fig. 7.	Gate drive resistors and gate capacitor	13
Fig. 8.	LED interrupt indicators	14
Fig. 9.	Freedom development platform	15
Fig. 10.	Translator board	16
Fig. 11.	Evaluation board and system setup	18
Fig. 12.	Power module	19
Fig. 13.	FRDM-KL25Z setup and interface	20
Fig. 14.	Kit selection	22
Fig. 15.	GUI settings menu	22
Fig. 16.	Loader settings	
Fig. 17.	Logs settings	23

Fig. 18.	Register map settings	24
Fig. 19.	Tabs settings	
Fig. 20.	Command Log area	
Fig. 21.	Device pins settings and status menus	
Fig. 22.	Pins tab functionality	
Fig. 23.	Status tab functionality	
Fig. 24.	Analog tab functionality	27
Fig. 25.	Register map	28
Fig. 26.	Gate drive tab	
Fig. 27.	Current sense tab	30
Fig. 28.	Desat and segmented drive tab	30
Fig. 29.	Overtemperature tab	
Fig. 30.	Undervoltage and overvoltage threshold	
	tab	31
Fig. 31.	Measurements tab	32
Fig. 32.	Status tab	
Fig. 33.	Pulse tab	33

FRDMGD3160CSLEVM half-bridge evaluation board

Contents

1	Important notice	3
2	FRDMGD3160CSLEVM	
3	Getting started	5
3.1	Kit contents/packing list	5
3.2	Required equipment	5
3.3	System requirements	5
4	Getting to know the hardware	6
4.1	Overview	6
4.2	Board features	6
4.3	Device features	6
4.4	Board description	7
4.4.1	Low-voltage logic and control connector	7
4.4.2	Test point definitions	9
4.4.3	Power supply and jumper configuration	11
4.4.4	Bottom view	12
4.4.5	Gate drive resistors	13
4.4.6	LED interrupt indicators	
4.5	Kinetis KL25Z Freedom board	15
4.6	3.3 V to 5.0 V translator board	16
5	Configuring the hardware	17
6	Installation and use of software tools	19
6.1	Installing FlexGUI on your computer	19
6.2	Configuring the FRDM-KL25Z microcode	20
6.3	Using the FlexGUI	21
6.4	Troubleshooting	33
7	Schematics, board layout, and bill of	
	materials	35
8	References	35
9	Legal information	36

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2023 NXP B.V.

All rights reserved.

For more information, please visit: http://www.nxp.com