CompactPCI™ is a very high performance industrial bus based on the standard PCI electrical specification in a rugged 3U or 6U Eurocard packaging. Compared to standard desktop PCI, CompactPCI supports twice as many PCI slots (8 versus 4) and offers a packaging scheme that is much better suited for use in industrial applications. Due to its extremely high bandwidth, the CompactPCI bus is particularly well suited for many high speed data communication applications such as servers, routers, converters and switches. Full CompactPCI specifications are available from the PCI Industrial Computer Manufacturers Group at www.picmg.org.

This White Paper describes an example design of a compact PCI reference system based on the latest MPC8540 integrated PowerPC™ processor.

1 Introduction

The MPC8540 is a member of the latest PowerPC processor based family of integrated devices. It is based on a 32-bit implementation of the “new” Book E Embedded PowerPC processor core. This core is known as the e500 core and supports the features detailed in the PowerPC Book E architecture definition.

This core has several features that differ from other PowerPC cores which are known as “Classic PowerPC.” Details of the differences are described in a separate Application Note.
Introduction

The key features of the MPC8540 are described in the MPC8540 User’s Manual and therefore will not be repeated here.

The device consists of the following components in a 783-ball FC-PBGA package

- Embedded e500 Book E-compatible core
- 256 Kbytes of on-chip memory
- DDR memory controller
- Local Bus Controller
- 2 x Three-speed (10/100/1000) Ethernet controllers (TSEC)
- RapidIO interface unit
- PCI/PCI-X functional unit
- Integrated DMA controller
- Programmable Interrupt Controller (PIC)
- DUART
- I2C Controller
- Boot sequencer
- Address translation and mapping unit (ATMU)
- System performance monitor
- System access port
- Power management
- IEEE 1149.1-compliant, JTAG boundary scan

A block diagram of the main functional units within the MPC8540 is shown in Figure 1.
This example reference design utilises the on chip PCI Controller in the MPC8540 to interface to the CompactPCI bus. It contains a block of DDR SDRAM memory which is controlled directly by the device and a small amount of Flash memory used to hold power on reset boot code.

One of the TSEC ethernet interfaces is brought out to a standard RJ-45 socket via a Gb Ethernet PHY device and associated interface logic. Separate debug interface ports are provided via the on-chip DUART interface.

The RapidIO Trade Association have defined a standard interface connector for a parallel RapidIO interface. This forms part of the specification for a Hardware Implementation Platform (HIP) which allows standard PCI to RapidIO interoperability. This HIP platform is not defined for CompactPCI systems. For reference purposes the schematics for this example design show this standard RapidIO connector as an optional extra connector.

Full details are available at www.rapidio.org.
3 Block Diagram of Example Reference Design

A block diagram of the example system is shown in Figure 2.

3.1 MPC8540

The MPC8540 is the processing element of this design. It contains a 32-bit embedded PowerPC processor core and interfaces to each of the other blocks of this example reference design.

3.2 DDR SDRAM

The main memory array is built from 5 x MT46V16M16 DDR SDRAM devices. These are configured to provide 128MBytes of 64-bit wide memory along with one parity bit for each memory byte. The control of the DDR memory system is handled by the DDR memory controller implemented within the MPC8540 device.

3.3 Boot Flash

The boot Flash is implemented by a single 8MByte AMD29L_V641D device configured to be 16-bits wide. Since the local bus of the MPC8540 is a multiplexed address and data bus, an external latch using 74LVT16373 devices is implemented and controlled by the Local Address Latch Enable (LALE) signal from the MPC8540.
3.4 Compact PCI Connectors

The MPC8540 device contains an on-chip PCI/PCI-X interface which handles all the defined protocol for these buses. The PCI bus is brought out to two separate edge connectors on the board which conform to the Compact PCI interface specification. These are the connectors defined as J1 and J2 in the CompactPCI specification. Note the MPC8540 only supports 3.3V I/O. If a 5V interface is to be supported then level shifting logic will be required between the MPC8540 and the connectors.

3.5 Gb Ethernet PHY

The MPC8540 contains a two separate triple speed ethernet controllers which support speeds of 10Mbps, 100Mbps and 1Gbps. One of these controllers is brought out to an RJ45 edge connector via a Marvell 88E1011Gb Ethernet physical transceiver device.

3.6 DUART

The MPC8540 also contains a dual UART interface that supports simple serial interfaces. These channels are brought out to 9-way D type RS232 connectors. These ports would be typically be used for debug and maintenance work.

3.7 Clocking, Configuration and Reset Logic

The MPC8540 uses the input 66MHz PCI clock as a reference and makes use of on-chip PLLs to multiply this clock frequency to drive the memory interface bus and processor core. A diagram of the clock structure is shown in Figure 3.

![Figure 3. Clock sub-system Block Diagram](image_url)

Many of the features of the MPC8540 are configured by sampling a series of pins during reset. In this reference design the configuration pins are all implemented as a series of small DIP switches that are configured by hand before the device is reset. For a design where the final configuration is known at the design stage then these DIP
switches can be omitted and replaced by pull-up or pull-down resistors to achieve the desired value on the configuration pins.

3.8 Power Supply

Assuming this board will be supplied with +5V and +3.3V from the CompactPCI backplane then all the other voltages required on the board are generated by the various power convertor circuits on the card. This includes 2.5V for the DDR memory and Ethernet PHY. The 1.2V cpu core voltage and the 1.5V for the Ethernet PHY. The 1.25V reference voltage for the DDR memory is produced by the LP2995 DDR voltage regulator device.

4 Example Interface Schematics

A full set of interface schematics are shown below. These were created using OrCad version 9.2 available from Cadence Design Systems™. The schematics are laid out in a hierarchical sequence of sheets.

The following pages give a full set of example schematics for an MPC8540 Compact PCI Reference design. They also include an optional RapidIO connector.

The schematics are laid out in a hierarchical fashion as follows:

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>Top Level System Interconnection</td>
</tr>
<tr>
<td>5</td>
<td>Top Level view of MPC8540 and memory systems</td>
</tr>
<tr>
<td>6</td>
<td>DDR SDRAM Memory Array</td>
</tr>
<tr>
<td>7</td>
<td>MPC8540 Top Level</td>
</tr>
<tr>
<td>8</td>
<td>Boot FLASH Memory</td>
</tr>
<tr>
<td>9</td>
<td>MPC8540 CPU and Local Bus Interface</td>
</tr>
<tr>
<td>10</td>
<td>MPC8540 DDR SDRAM Interface</td>
</tr>
<tr>
<td>11</td>
<td>DDR SDRAM Termination</td>
</tr>
<tr>
<td>12</td>
<td>MPC8540 Gb Ethernet Interface</td>
</tr>
<tr>
<td>13</td>
<td>MPC8540 RapidIO Interface</td>
</tr>
<tr>
<td>14</td>
<td>MPC8540 Power on Configuration Logic</td>
</tr>
<tr>
<td>15</td>
<td>MPC8540 PCI/PCI-X Interface</td>
</tr>
<tr>
<td>16</td>
<td>MPC8540 Parallel I/O and DUART Interface</td>
</tr>
<tr>
<td>17</td>
<td>MPC8540 Power Connections</td>
</tr>
<tr>
<td>18</td>
<td>Compact PCI J1 and J2 Connectors</td>
</tr>
<tr>
<td>19</td>
<td>Clock and Reset Logic</td>
</tr>
<tr>
<td>20</td>
<td>Local Power Supply Logic</td>
</tr>
<tr>
<td>21</td>
<td>Gb Ethernet Transceiver</td>
</tr>
<tr>
<td>22</td>
<td>RS232 Interface Logic</td>
</tr>
<tr>
<td>23</td>
<td>Optional RapidIO Connector</td>
</tr>
<tr>
<td>24</td>
<td>MPC8540 COP Debug Connector</td>
</tr>
</tbody>
</table>
Figure 4. Top Level System Interconnection
Figure 5. Top Level view of MPC8540 and memory systems
Figure 6. DDR SDRAM Memory Array

CompactPCI Reference Design, Rev. 1
Figure 7. MPC8540 Top Level
Figure 8. Boot FLASH Memory
Figure 9. MPC8540 CPU and Local Bus Interface
Figure 10. MPC8540 DDR SDRAM Interface
Figure 11. DDR SDRAM Termination
Figure 12. MPC8540 Gb Ethernet Interface
Figure 13. MPC8540 RapidIO Interface
Figure 14. MPC8540 Power on Configuration Logic
Figure 15. MPC8540 PCI/PCI-X Interface
Figure 16. MPC8540 Parallel I/O and DUART Interface
Figure 17. MPC8540 Power Connections
Figure 18. Compact PCI J1 and J2 Connectors
Figure 19. Clock and Reset Logic
Figure 20. Local Power Supply Logic
Figure 21. Gb Ethernet Transceiver
Figure 22. RS232 Interface Logic
Figure 23. Optional RapidIO Connector
Figure 24. MPC8540 COP Debug Connector
## Document Revision History

Table 2 provides a revision history for this white paper.

### Table 2. Document Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Change(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>11/2004</td>
<td>Template update. Updated schematics related to DDR hook-up.</td>
</tr>
<tr>
<td>0</td>
<td>8/2003</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>
THIS PAGE INTENTIONALLY LEFT BLANK
THIS PAGE INTENTIONALLY LEFT BLANK
THIS PAGE INTENTIONALLY LEFT BLANK
Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The PowerPC name is a trademark of IBM Corp. and is used under license. All other product or service names are the property of their respective owners.