

Zhengfa Luo

Regional Marketing Manager NXP Automotive

March 2020








Agenda


- EV-INVERTER Description
- Key Parts Introduction
- IDH Engineering Service
- SW Enablement
- Safety Enablement





New Applications Driving Electrification Market Growth







What is a HV Power Inverter for EV Traction Motor?

Parameter	Value	Units
Operating input voltage Range	250- 420	VDC
Continuous output power	65	kW
Peak output power	110	kW
Nominal Voltage	330	VDC
Nominal Current	200	A, rms
Peak Current	420	A, rms
Control input supply voltage range	8 - 18	VDC
Motor Operating speed	0 - 10,000	RPM
PWM Switching Frequency	3-12	kHz
Control type	Current /Speed/Torque	
Maximum electrical Efficiency	> 97	%
Communication interface	CAN Bus	
Liquid Cooling		liters/min
Inverter mechanical envelope	28 x 28 x 14	cm x cm x cm
Inverter mass	< 10	Kg
Power Devices	Silicon IGBT (800A, 750 V)	1 module











NXP EV-INVERTER Overview


Features

- Efficiently drives 100kW 3 phase motor from 400V
- NXP system solution + Fuji IGBTs
- Functional safety case and enablement SW
- Production-quality platform enables confident, fast customer design

Applications

- EV motor power Inverters
- HV UPS power inverters
- Alternate energy power inverters

PART #	PKG	Footprint	RELEASE
FS65 Safety SBC w/ fail silent	48p LQFP	9 x 9 mm	Yes
MPC5775E 32-bit MCU w/ eTPU	416 MAPBGA	27 x 27 mm	Yes
TJA1042 CAN FD w/ Standby	SO8	4.9 x 6 mm	Yes
GD3100EK Gate Driver (x6)	SOICWB32	10 x 18 mm	Yes
Fuji M653 IGBT 6 in 1 Module	Liquid Cooled	117 x 162 mm	Now






SPC5775E ASIL D MCU

Cores & Memory

- Two independent z7 dual issue computational cores @ 264MHz
 - Cores include VLE, SPE1.1, FPU, MMU
 - 16kB i-cache & 16kB data-cache w/ coherency
- Single z7 lockstep core @ 264MHz (for ISO26262 and ASIL-D)
- 4.25MB Flash RWW w/ ECC including 4 x 64kB EEPROM
- 512kB SRAM w/ ECC (up to 48KB standby)
- 45kB eTPU RAM , 32kB data cache (w/ line locking)
- Integrated ecurity w/ PASS, TDM (Tamper Detection), & CSE2 (Crypto Services Engine for Encryption & Secure Boot)

I/O & System

- Up to 70ch eQADC from 4 converters w/12bit resolution
 - On-chip temperature sensor and VGA (x1,x2,x4)
 - 12 x Decimation Filters w/ hardware knock integrators
- Timers up to 128 channels (96ch eTPU2+ and 32ch eMIOS)
- 2 x 64ch eDMA support (128ch total)
- 6 x CAN ports (4 x CAN + 2 x CANFD) and Ehernet
- DSPI 5 channels (2 supporting μSec ch.)
- eSCI 6 channels (2 supporting uSec ch.)
- Reaction module w/ 8 channels for current control
- Up to 12ch SENT
- 1 x CRC unit w/ 3 independent channels,
- 4 x protected port outputs, MPU and MMU
- FMPLL + PLL
- Safety Monitors e2eECC, CLK, Voltage, Fault Collection





FS65XX Functional Safety SBC - ASILD

Advanced Power Management

- Buck/Boost Vpre from 2.7 to 36V
- 2.0A / 6.5V Vpre capable
- FS65xx with Vcore 2.4MHz SMPS 0.8/1.5/2.2A
- FS450x with Vcore LDO 0.5A
- Configurable Vcore (external resistor bridge)
- Multiple LDO and Tracker
- Ultra Low Standby Current 30µA

System Solution

- Analog Multiplexer to sense multiple critical signal
- Small package size :49 mm²
- Robust CAN PHY FD 2M
- Configurable I/Os
- Long Duration Timer, Keep Alive memory supply

VCORE DC/DC or LDO From 1V to 5.0V 0.5/0.8/1.5/2.2A versions **VPRE DC/DC** 6.5V / 2.0A Buck LV124 compliant Vcca (100 / 300mA) 3.3V or 5.0V LDO VAUX - tracker (400mA) **Boost Driver** 5.0V or 3.3V LDO VCAN(100mA) **Battery Sense 5.0V LDO** before RBP AMUX (Battery, I/O, Temp, Vref) Flexible (I/O) Secured SPI Wake / INH **Advanced Low Power Modes / Vkam System Solutions (LDT, FS1)** Fail Safe State Machine (RST, FS0) 0 or 1 CAN HS w FD2M 0 or 1 LIN 2.x, J2602-2

Independent Safety Monitoring

- Single Point Failure: UV/OV Monitoring Unit
- Latent Failure : ABIST & LBIST
- Common Cause Failure: Independent electrical and physical fail safe circuitry and state machine
- **Reset**, **Fail Safe** pin to set system in predictive state when system is failing.
- Configurable Fail Safe State, while allowing system availability, diagnostic and possible recovery.
- Optional Fail Silent operation
- Second Fail Safe pin to manage safe delay after failure event
- Advanced SafeAsssure documentation to fit for safety assessment
- **BOM cost savings** : No need for external MCU challenger
- MCU & external IC Safety Monitoring

SCALABLE Family concept

PROVENDesigned at OEMs

SAFEFlexible Fail Silent

ROBUST PASS 4200h HTOL SIMPLIFIED
Tools & Documents



GD3100 IGBT Gate Driver with High Voltage Isolation

ASIL C/D ISO26262 compliant advanced gate driver for high voltage power IGBTs with integrated high voltage isolator, high speed current sense interface and robust functional safety mechanisms

Differentiation:

- Fast short circuit protection via direct feedback through i-sense IGBTs
- High speed over current protection with soft shutdown
- SPI interface for **ASIL C/D** monitoring/reporting and programmability
- Integrated temperature sense soft shutdown for system protection
- Integrated galvanic signal isolation
- Compact 10 x 18 mm SOIC package for reduced PCB area


Features:

- Integrated gate drive power stage capable of 10A source and sink
- Compatible with 200V to 1700V IGBTs with power range >125kW
- Isolated AMUX for monitoring key circuit voltages and currents
- Gate-emitter clamp eliminating need for negative gate supply voltage

Applications:

- HEV Motor Inverters
- HV UPS Inverters
- Alternate Energy Inverters







Fuji 750V/800A 6-in-1 Power Inverter Module

Features:

- 750V/800A 6-in-1 3-phase power inverter module
- Reverse-conducting IGBT with integrated temperature sensor
- Integrated 'i-Sense' current sensor for fast over-current detection
- 162mm x 117mm x 24mm compact direct-cooling water-jacket aluminum housing with new thin fin structure
- Flange structure at cooling water IN/OUT for 30% lower thermal resistance vs conventional fin type heat sink.
- 175°C guaranteed operating temperature range

Application Example:

- 70 ~ 120kW motor output power
 - fsw=6kHz
 - Coolant temp.=65°C
 - Coolant flow rate=10L/min
 - Vdc=450V
 - Ipeak=460Arms @ 1s
 - Icont.=430Arms









VEPCO Engineering Services - Advanced development assistance

- FS65xx robust fail-silent SBC with operation from 36V down to 2.7 V
- MPC5775E secure multi-core 32-bit lockstep MCU with SW resolver
- GD3100 isolated IGBT gate driver with <2us over-current protection
- TJA1042 redundant CAN bus interface with low power standby
- Enablement software with API and functional safety case



Hardware

- ASIL D platform design
- Reference prototype
- Performance report
- · Block diagrams
- Schematics
- Layouts
- Application Notes

Supply FS45/65 MPC5775E GD3100 GD3100 Module Motor

Power

Software


- Auto quality Class B Platform SW
- Optional NXP Safety SW
- Optional AUTOSAR MCAL drivers
- · Proof-of-Concept demo application SW
- SW User Guides
- S32DS SDK & CW eTPU compiler

AMMCLIB NXP Safety Freemaster Safety Demo Motor Control Demo Platform API Autosar MCAL* FS65 driver GD3100 driver eTPU **FCCU WDOG** SPI **GPIO PWM** driver driver driver driver driver

Safety

- · ASIL-D compliant safety case manual
- Component & interoperability FMEDA













VEPCO Engineering Services - Advanced development assistance





















Package Offering and Ordering

Inverter Platform Enablement Kit: \$5000

KIT INCLUDES


		Offering Packages	
Offerings	Туре	Inverter Platform Enablement Kit	Inverter Platform Safety Kit *
Hardware design package (schematics & layout)	DOC	DL	
NXP device datasheets	DOC	DL	
NXP device functional safety documents	DOC	DL	
NXP device software drivers (GD3100 & FS65)	SW	DL	
Reference design enablement kit including control, driver, RDC interface, & sensor boards	HW	X	
BSW with service level, SDK, driver & GUI software	SW	DL	
Reference design enablement kit user manual	DOC	DL	
Design guide application note	DOC	DL	
BSW user manual	DOC	DL	
System proof-of-concept prototype test results	DOC	DL	
Safety basic software & safe-state library	SW		DL
Basic safety software user manual	DOC		DL
Inverter safety concept manual			
Analysis & fault reaction matrix	DOC		DL

DL = downloadable from NXP

* Available by end of 2019









Interface Board





AMMCLS – FOC Algorithm

Basic mathematical functions (MLIB) with elementary math functions

General motor control functions (GMCLIB) with space vector modulation, transformation and motor control specific functions

General digital filters functions (GDFLIB) with digital filter functions for signal control

Advanced motor control functions (AMCLIB) with BEMF observers for sensor-less applications and PMSM field weakening controller

Developed according to SPICE Level 3 and ISO9001/TS16949 processes


Highly speed-optimized, including the SPE/SPE2/LSP optimization

Supplied as a binary file, source code available in the licensed version

MATLAB/Simulink® models for user application modeling



Automotive Math and Motor Control Library Set






eTPU-Based SW Resolver to Digital Converter

Block diagram and performance specifications

Parameter	Value
Output Resolution	2 ²⁴
Accuracy	±0.1°
Max angular acceleration (bandwidth dependent)	
Phase delay Output response time	±0.12º / 10k min ⁻¹ 2 μs
Tracking rate	300,000 min ⁻¹
Settling time w/ 180° step input (bandwidth dependent)	4.8 ms @ 0.2 kHz BW 0.38 ms @ 2.5 kHz BW
Start-up time	25 ms
Algorithm Type	Angle tracking observer w/ error calc after demod
Output form	24-bit fractional
Diagnostics	Signal Loss (LOS) Signal Degradation (DOS) Tracking Loss (LOT) Signal Disconnects Signal Shortcuts






eTPU Motor Control Software

- CPU independent motor drive
- SDADC periodically sensing resolver Sin and Cos
- eQADC sensing phase currents
 (I_a,I_b,I_c) and DC bus voltage
- dDMA transfers date between ADCs and eTPU


eTPU handles:

- Resolver ATO
- PMSM FOC
- PWM Generation
- ADC synchronization





NXP - Vepco reference design – Safety enablement



NXP Safety support Professional services


Access to Safety expert:

- System design
- IC design Support for:
- Customization
- Safety Metrics
- Safety Process
- Interaction with certification agencies

- Help customer on their safety architecture
- Reduce engineering time (~6 months 1year)
- Methodology for start-ups and new OEM
- Not a "T1 certified" platform
- But more than a standard demo (~ A or B samples)




Example of Assumptions and Safety goals



Assumption:

- Single permanent magnet motor PMSM
- No clutch
- -> Cannot open motor phases at high speed! (Back EMF, High braking power, SG5 violation)



inside the HV Battery that

could result in fire hazard

Unintended self braking

while driving at low speed

Traction hazards

Braking hazards

Unintended self braking


while driving at high speed


Safety goal	
SG1: Avoid unintended acceleration while in stop	
SG2: Avoid unintended acceleration, torque lock or over acceleration torque while driving	
SG3: Avoid reverse torque	D
SG4: Avoid sudden loss of acceleration torque	
SG5: Avoid self-braking torque while driving at high speed	D
SG6: Avoid self-braking torque while driving at low speed	В

^{*} One possible example, customer can have different safety goals



Technical Safety Requirements







NXP EV-INVERTER Reference Platform Summary

Reference Platform

- Open system IP with hardware, Basic SW enablement and Safety concept
- Optimized BOM solution targeting ASIL-D
- System safety concept based on NXP's Safety IC and ISO26262 methodology
- Automotive Quality proof-of-concept prototype available for Dyno Testing
- System design partners (e.g. Vepco) to reduce customer engineering efforts







SECURE CONNECTIONS FOR A SMARTER WORLD