=============================================================================
List of generated methods in project: main

THIS TEXT DESCRIPTION IS GENERATED BY THE TOOL. DO NOT MODIFY IT.
=============================================================================

Module "TEST1"     (component DSP_Test)
   - TEST1_testStart -The testStart function initializes the test_sRec data structure
   - TEST1_testFailed -The testFailed function indicates that one step of the test case has failed. The string pointed to by 
                pMsg denotes the cause of the failure.
   - TEST1_testComment -The testComment function records information about the current test. The testComment is independent on 
                the test result (if it fails or not).
   - TEST1_testEnd -The testEnd function declares the end of the test and determines whether the test case has passed or failed.
                If no call had been made to testFailed since testStart was called, the test case passes. If any call to 
                testFailed had been made, the test case fails.

Module "TmDt1"     (component TimeDate)
   - TmDt1_SetTime -This method sets a new actual time.
   - TmDt1_SetDate -This method sets a new actual date. See limitations at the page <General Info>.
   - TmDt1_GetDate -This method returns current date.
   - TmDt1_SetAlarm -This method sets a new time of alarm. (only time, not date - alarm event <OnAlarm> is called every 24 
                hours). Setting any parameter out of its range disables alarm.

Module "Cpu"       (component MC56F84789VLL)
   - Cpu_EnableInt -Enables all maskable interrupts
   - Cpu_DisableInt -Disables all maskable interrupts
   - Cpu_SetWaitMode -Sets low power mode - Wait mode.   For more information about the wait mode see this CPU documentation.   
                Release from wait mode: Reset or interrupt
   - Cpu_SetStopMode -Sets low power mode - Stop mode.   For more information about the stop mode see this CPU documentation.

===================================================================================
