






NSB3640 Ver:70AX COVER SHEET

Table of Contents			
1	Cover Sheet	31	CS4340_XFI
2	BLOCK DIAGRAM	32	CS4340_STRAP_PIN
3	Power Sequence	33	CS4340_PWR_P1V0
4	Power Delivery	34	CS4340_PWR_P1V0_FILTER
5	I2C Bus map & SMBus	35	CS4340_PWR_P1V8_P2V5
6	RESET map	36	SFP+ PORT1
7	Clock map	37	SFP+ PORT2/3/4
8	Mem & Net sub system	38	AQR405 Main
9	LS2085A/LS2088A POWER1	39	AQR405 Datapath
10	LS2085A/LS2088A POWER2	40	AQR405 AFE Power
11	LS2085A/LS2088A DDR#1	41	AQR405 SERDES Power
12	LS2085A/LS2088A DDR#2	42	AQR405 DIGITAL Power
13	LS2085A/LS2088A DDR#3	43	AQR405 LAN RJ45 PORTx2
14	LS2085A/LS2088A SERDES 1	44	AQR405 LAN RJ45 PORTx2
15	LS2085A/LS2088A SERDES 2 & MUXES	45	PWR ENTRY, PRELOAD & SB_PWR
16	LS2085A/LS2088A USB & 1588	46	VDD (IR3565B)
17	LS2085A/LS2088A I2C MUX's	47	VDD_Slave(IR3550)
18	LS2085A/LS2088A I2C DEVICES, MII, DUART	48	GVDD_Slave(IR3550)
19	LS2085A/LS2088A SPI & SDHC	49	VTT1/VREFCA1 (MC34712EP)
20	LS2085A/LS2088A CONTROL & JTAG	50	VTT2/VREFCA2 (MC34712EP)
21	LS2085A/LS2088A IFCL QSPI, NAND & NOR FLASH	51	OVDD/TA_BB_VDD(IR38063MTR)
22	PCIe SLOT X8	52	XVDD/SVDD(MC34717EP)
23	PCIe SLOT X4	53	VFP/USBVDD(MC34717EP)
24	SATA 3.0	54	1P2VAQ(MC34713)/OP85(IR3895)
25	CLK GEN	55	2P1V/2P5V(MC34717EP)
26	SWITCHES	56	3.3VSB / 1.8VSB(MC34717EP)
27	MISC	57	LED
28	CPLD PART1	58	FAN CONTROL
29	CPLD PART2	59	FAN CONNECTORS
30	CPLD PART3	60	Revision change










Revisions			
Rev	Description	Date	Approved
XA	LS2085A-RDB (PROTOTYPE)	2014/07/25	Teck Chin,
XB	LS2085A-RDB	2014/11/28	
XC	LS2085A-RDB	2014/12/26	
XD	LS2085A-RDB	2015/02/02	
XE	LS2085A-RDB	2015/03/24	
XF	LS2085A-RDB	2016/10/28	

Block Diagram







Power Delivery




I2C Bus map & SMBus



RESET Map





Clock map





Memory sub system	
DDR5	DDR4 Slot X 5 UDIMM
NOR flash	128MB, 16-bit width
NAND flash	2GB, 8-bit width,Page size(2048 + 64 bytes)
SATA	SATA3.0 CONNECTOR X2
SD	SDXC Card socket X 1
Serial Proms	RCW/Boot EEPROM 64KB System ID EEPROM 256B
eMMC	NO

Networking sub system	
10G PHY	4 PORT SFP+
10G PHY	4 PORT RJ45












NOTES:

- 1. DEFAULT: uDIMM's with DDR4 x8 components are used. 100 Ohm resistor for MDQS signals are populated.
- 2. Resistor are removed DDR4 x4 components are on the uDIMM module.




9F,No.920, Chung-Cheng Road, Zhonghe Dist.
New Taipei City 235, Taiwan, R.O.C.
TEL:+886-2-82267786
FAX:+886-2-82267960
http://www.nexcom.com.tw







AC Coupling caps
located here on the Line side
or within the SFP+ module
AC Coupling caps are stuffed
in this design since it is Ethernet


156.25 MHZ LVDS
FOR BOTH REFCLK






100 MHZ HCSL
FOR BOTH REFCLK



588 INTERFACE





SPI INTERFACE




S1	S0	SPI_SIN/SOUT/SCK connected to:
0	0	SDHC Sync loop
0	1	Reserved
1	0	SPI Memory on-board (default)
1	1	Reserved




S1	S0	SDHC/SPI_CS connected to:
0	0	SD Card Rev2.0/3.0
0	1	Reserved
1	0	SPI Memory on-board (default)
1	1	Reserved




SDHC INTERFACE






SD CARD



LS2085A / LS2088A JTAG








SI5341B-A03628-GM OUTPUTS ARE:
 CS4340 REFCLK 1/2 & 3/4 = 156.25 MHZ LVDS
 SD1_REF_CLK1 = 156.25 MHZ LVDS
 SD1_REF_CLK2 = 156.25 MHZ LVDS
 TSEC 1588 CLK = 125 MHZ 1.8V LVCMOS
 AQR405 CLK = 50 MHZ LVDS
 DIFF SYSCLK = 100 MHZ LVDS
 SE_SYCLK = 100 MHZ 1.8V LVCMOS
 USBCLKIN = 24 MHZ 1.8V LVCMOS
 DDRCLK = 133.3333 MHZ 1.8V LVCMOS

I2C ADDRESS RANGE
 FOR SI5341B-A03628-GM
 IS 0X74 TO 0X77
 (SELECTED VIA A1/A0 PINS)




DEFAULT I2C
 ADDRESS IS
 0X74









ADDRESS = 0X68

9F.No.020, Chung-Cheng Road, Zhonghe Dist.
 New Taipei City 235, Taiwan, R.O.C.
 TEL:+886-2-82267786
 FAX:+886-2-82267960
 http://www.nexcom.com.tw

File
 Size C
 Document Number
 4BS03640G1X20
 Date: Thursday, June 01, 2017
 Sheet 25 of 60
 Rev 70A



SOCKET ASSEMBLY:
Mechanics, Heatsink, MPI, FR4 and FAN
are included in SYSTEM BOM



- SYSCLK_FREQ_SEL0 TP136
- SYSCLK_FREQ_SEL1 TP137
- SYSCLK_FREQ_SEL2 TP138
- SW_SPARE_1 TP134
- VT11_POK TP214
- VT11_SS_EN TP216
- VT12_POK TP217
- VT12_SS_EN TP219
- OVDD_POK TP220
- SVDD_EN TP221
- SVDD_POK TP222
- USBVDD_POK TP223
- USBVDD_EN TP224
- UP8SV_EN TP225
- UP8SV_POK TP226
- 2P1V_EN TP227
- 2P1V_POK TP228
- PS_ON TP231
- VDD_EN TP232
- VDD_HOT_B TP233
- VDD_POK TP234
- GVDD_EN TP235
- GVDD_POK TP236
- ATX_PWRROK_CPLD TP237
- SFPHY_RST_B TP238

Table 2-7. MAX II MultiVolt I/O Support (Note 1)

VCCIO (V)	Input Signal					Output Signal				
	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V
1.5	✓	✓	✓	✓	—	—	—	—	—	—
1.8	✓	✓	✓	✓	—	✓ (2)	✓	—	—	—
2.5	—	—	✓	✓	—	✓ (3)	✓ (3)	✓	—	—
3.3	—	—	✓ (4)	✓	✓ (5)	✓ (6)	✓ (6)	✓ (6)	✓	✓ (7)







Table 2-7. MAX II Multi-Volt I/O Support (Note 1)

VCCIO (V)	Input Signal					Output Signal				
	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V	1.5 V	1.8 V	2.5 V	3.3 V	5.0 V
1.5	✓	✓	✓	✓	—	—	—	—	—	—
1.8	✓	✓	✓	—	—	✓ (2)	✓	—	—	—
2.5	—	—	✓	✓	—	✓ (3)	✓ (3)	✓	—	—
3.3	—	—	✓ (4)	✓	✓ (5)	✓ (6)	✓ (6)	✓ (6)	✓	✓ (7)









Microprocessor interface voltage select.			
IO_VDD_SEL	L9	DC	LVC MOS Input Internal Pullup
0			MDC and MDIO operate at 1.0 V (IEEE 802.3a Clause 45 compliant)
1			MDC and MDIO operate at 1.8/2.5 V. This is the default.



Note: The I/O voltages of RESET_L, MADDR1, MADDR2, MADDR3 and MADDR4 are also controlled by IO_VDD_SEL.








Table 11 Microprocessor Interface Modes


	Mode	MICROSEL	MDIOSEL	MADDR Pin						
				MADDR0 ⁽¹⁾	MADDR1_1 ⁽²⁾	MADDR1_2	MADDR2_1 ⁽³⁾	MADDR2_2	MADDR3	MADDR4
Default	MDIO ⁽⁴⁾	0	1	PRTAD[0] hardwired inside the package	PRTAD[1] Tie to VSS	PRTAD[1] Tie to VDD	PRTAD[2] Tie together with MADDR2_2	PRTAD[2] Tie together with MADDR2_1	PRTAD[3]	PRTAD[4]
	I ² C ⁽⁵⁾	1	0	slave_addr[0] hardwired inside the package	slave_addr[1] Tie to VSS	slave_addr[1] Tie to VDD	slave_addr[2] Tie together with MADDR_2	slave_addr[2] Tie together with MADDR_1	slave_addr[3]	slave_addr[4]
	SPI	1	1	hardwired inside the package	chip select, device #1 (active low)	chip select, device #3 (active low)	chip select, device #2 (active low)	chip select, device #4 (active low)	MOSI	X




















When Tx_Disable is asserted high or left open, the SFP+ module transmitter output shall be turned off unless the module is a passive cable assembly (see [Appendix E](#)) in which case this signal may be ignored. This contact shall be pulled up to VccT with a 4.7 kΩ to 10 kΩ resistor in modules and cable assemblies. Tx_Disable is a module input contact.





When Tx_Disable is asserted low or grounded the module transmitter is operating normally.


Tx_Fault is a module output that when high, indicates that the module transmitter has detected a fault condition related to laser operation or safety. If Tx_Fault is not implemented, the Tx_Fault contact signal shall be held low by the module and may be connected to Vee within the module.


The Tx_Fault output is an open drain/collector and shall be pulled up to the Vcc_Host in the host with a resistor in the range 4.7 kΩ to 10 kΩ, or with an active termination according to [Table 6](#).


Parameter	State	Conditions
RS0	Low	RX signalling rate less than or equal to 4.25 GBd
	High	RX signalling rate greater than 4.25 GBd
RS1	Low	TX signalling rate less than or equal to 4.25 GBd
	High	TX signalling rate greater than 4.25 GBd















XTAL POWER

SERDES POWER





FLASH POWER

VSS_SRDS_01	U1
VSS_SRDS_02	U2
VSS_SRDS_03	U23
VSS_SRDS_04	U24
VSS_SRDS_05	V3
VSS_SRDS_06	W1
VSS_SRDS_07	W2
VSS_SRDS_08	W4
VSS_SRDS_09	W6
VSS_SRDS_10	W8
VSS_SRDS_11	W10
VSS_SRDS_12	W12
VSS_SRDS_13	W14
VSS_SRDS_14	W16
VSS_SRDS_15	W18
VSS_SRDS_16	W20
VSS_SRDS_17	W21
VSS_SRDS_18	W23
VSS_SRDS_19	W24
VSS_SRDS_20	Y3
VSS_SRDS_21	Y5
VSS_SRDS_22	Y7
VSS_SRDS_23	Y9
VSS_SRDS_24	Y11
VSS_SRDS_25	Y13
VSS_SRDS_26	Y15
VSS_SRDS_27	Y17
VSS_SRDS_28	Y19
VSS_SRDS_29	AA1
VSS_SRDS_30	AA2
VSS_SRDS_31	AA4
VSS_SRDS_32	AA6
VSS_SRDS_33	AA8
VSS_SRDS_34	AA10
VSS_SRDS_35	AA12
VSS_SRDS_36	AA14
VSS_SRDS_37	AA16
VSS_SRDS_38	AA18
VSS_SRDS_39	AA20
VSS_SRDS_40	AA22
VSS_SRDS_41	AA24
VSS_SRDS_42	AA26
VSS_SRDS_43	AA28
VSS_SRDS_44	AA30
VSS_SRDS_45	AB1
VSS_SRDS_46	AB3
VSS_SRDS_47	AB5
VSS_SRDS_48	AB7
VSS_SRDS_49	AB9
VSS_SRDS_50	AB11
VSS_SRDS_51	AB13
VSS_SRDS_52	AB15
VSS_SRDS_53	AB17
VSS_SRDS_54	AB19
VSS_SRDS_55	AB21
VSS_SRDS_56	AC1
VSS_SRDS_57	AC3
VSS_SRDS_58	AC5
VSS_SRDS_59	AC7
VSS_SRDS_60	AC9
VSS_SRDS_61	AC11
VSS_SRDS_62	AC13
VSS_SRDS_63	AC15
VSS_SRDS_64	AC17
VSS_SRDS_65	AC19
VSS_SRDS_66	AC21
VSS_SRDS_67	AC23
VSS_SRDS_68	AD1
VSS_SRDS_69	AD3
VSS_SRDS_70	AD5
VSS_SRDS_71	AD7
VSS_SRDS_72	AD9
VSS_SRDS_73	AD11
VSS_SRDS_74	AD13
VSS_SRDS_75	AD15


LAN 1x2 RJ45




LAN 1x2 RJ45




POWER ENTRY




ATX_PS PRELOAD




VDD AND GVDD IR POWER CONTROLLER




Phase1




Phase2




Phase3




Phase4




Phase1




Phase2




1.200V / 40A




5	4	3	2	1
---	---	---	---	---




OVDD




TA_BB_VDD



POVDD POWER (1.8V)





XVDD/SVDD




VPP/USBVDD




1P2VAQ/0P85V







2P1V/2P5V




3.3VSB / 1.8VSB









CPU FAN




SYS FAN2



AQR405 FAN



SYS FAN1



SYS FAN3

DATE	Revision	Note
2014/07/25	10AX	First draft
2014/11/28	20AX	Page.12 1.U7.Pin 84 - should be connected to D2_MCS_B2 2.U7.Pin 89 - should be connected to D2_MCS_B3 3.U7.Pin 93 - should be connected to OVDD 4.U7.Pin 237 - should be connected to OVDD
2014/12/24	20BX	Page.9,51 1. Change FL1, FL2, FL3 form 4E0155B101X00 to 4E41PC1501X00 Page.26 1. Change U199 U200 U201 U203 U204 from 31LV2C4401X00 to 3100024401X00 Page.28 ,29,30 1. Change U50 from 3G01270F01X00 to 3G01270F49X00 Page.28 1. Remove R470 Page.20 5. Remove U37, R304, R306, R307 ,R308 6. Mount R310, R311, R312, R313
2014/12/26	30AX	Page.20 1. Del U37, C448, C449, C450, R324 2. R309 connector to OVDD 3. Del COP_TDI, DUT_TDI connector to R314 Pin1 4. Del COP_TMS, DUT_TMS connector to R315 Pin1 5. Del COP_TCK, DUT_TCK connector to R316 Pin1 6. Del COP_TDO, DUT_TDO connector to R317 Pin1 Page.26 1. Change form 4WJ008D003X00 to 4WJ008S002X00 2. Change U199, U200, U201, U203, U204 from 3100024401X00 to 31LV2C4401X00 Page.56 1. Change UP17 from MC34713EP to MC34717EP/R2 2. Add VCC_F1V8SB for CPLD
2015/02/02	40AX	Page. 9 (Use L8208BA PCB footprint) 1. Change U1 form 48C8129201X00 to 71F202G201X00 Page.12 (Fix U6 and U7 have same I2C address (0x54)) 1. U6 Pin139 connect to VCC_P3V3SB 2. U6 Pin140 connect to VCC_P3V3SB 3. U6 Pin238 connect to GND Page.12 (Fix U6 D2_MCLKIP and D2_MCLKIN signals are reversed) 1. U6 Pin129 connect to D2_MCLKIN 2. U6 Pin218 connect to D2_MCLKIP Page.25 (Fix Clocks are not generated properly to the PCIe slots) 1. NC the R394,R399 Page.26(Change to allow software TESTSEL control) 1. Delete R432 2. Change SW8 pin 12 from OVDD to VCC_P3V3SB. 3. Change net name to SW_TESTSEL_B. Page.28 (Update CPLD PCB REVISION) 1. NC the R1413 Page.41(cute P# VREG8 SRDS) 1. Cut AQ_P0_VREG8_SRD8-AQ_P3_VREG8_SRD8 Page.54(Change 1.2V + 0.85V power solution) 1. Del the MC34711 2. Add the MC34713 for 1.2V 3. Add the 138B95 for 0.85V Page.58 (Add AQR405 FAN signal to FAN CONTROL) 1. U63 pin53 connect AQR_FAN 2. U63 pin54 connect AQR_FANPM Page.59 (Add AQR405 FAN connector) 1. Add FAN13
2014/04/11	40BX	Page.16 1. NC the TVS2,TVS3,TVS4,TVS5,TVS7,TVS8,TVS9,TVS10
2014/04/30	40CX	Page.9 1. Add the U1 (1), U1(2), U1 (3)
2015/05/22	40DX	Page.21 1. Change the U39 from 3MF8001G04X00 to 3MF8001G07X00
2015/06/30	40EX	Page.49 1. Change the RP116 from 3.3K to 20.5K 2. Change the CP136 from 0.001uF/50V to 1.5nF/50V 3. Change the RP126 from 300K to 3.3K Page.50 1. Change the RP131 from 3.3K to 20.5K 2. Change the CP154 from 0.001uF/50V to 1.5nF/50V 3. Change the RP141 from 300K to 3.3K Page.55 1. Change the RP253 from 10K to 12.7K Page.59 1. NC the FAN1
2015/09/02	40FX	Page.19 1. Change the U29 SPI FLASH from N25Q512AL1GFS40F to MT25Q0512AMBSF-08T (from 3MA5512M01X01 to 3MA5512M02X00) Page.21 1. Change the U39 NOR FLASH from S29GL01GP137FV110 to S29GL01GS17FV110 (from 3MF8001G08X01 to 3MF8001G10X01) Page.26,32,45 1. Change the M2 M3 M5 M6 M7 from 2N7002 to 2N7002K-T1-E3 (from 4H2N70024X00 to 4H2N700206X00)
2015/12/08	40GX	Page.17 1. Populate R189, R190, R228, R229 with 10K ohm resistors (fix the I2C issues)

DATE	Revision	Note
2015/05/04	50AX	Page.9 1. Add the R27 Page.18 1. Add the U23(VDD 1/W Measure IC) Page.24 1. Change the SATA connectors COM2, COM3 from LE18077-2540-4H to 678005025. Page.47 1. Add the Kirchhoff circuit. (RP84, RP85, RP89, RP90, RP91, RP92) Page.11 (DOR1 Slot swap) 1. US Change the reference name from U5 to U4 2. U4 Pin139 connect to VCC_P3V3SB 3. U4 Pin 140 connect to GND 4. U4 Pin 238 connect to GND 5. U4 Pin78 connect to TP18 6. U4 Pin58 connect to RST_MEM1_B 7. U4 Pin87 connect to D1_MCDT0 8. U4 Pin91 connect to D1_MCDT1 9. U4 Pin60 connect to D1_MCKE0 10. U4 Pin203 connect to D1_MCKE1 11. U4 Pin84 connect to D1_MCS_B0 12. U4 Pin89 connect to D1_MCS_B1 13. U4 Pin83 connect to D1_MCS_B2 14. U4 Pin237 connect to D1_MCS_B3 15. U4 Pin129 connect to D1_MCLKIN 16. U4 Pin74 connect to D1_MCLKIP 17. U4 Pin218 connect to D1_MCLKIN 18. U4 Pin218 connect to D1_MCLKIP 19. U4 Change the reference name from U4 to U5 20. US.Pin139 connect to GND 21. US.Pin140 connect to VCC_P3V3SB 22. US.Pin238 connect to GND 23. US.Pin78 connect to TP19 24. US.Pin58 connect to RST_MEM2_B 25. US.Pin87 connect to D1_MCDT2 26. US.Pin91 connect to D1_MCDT3 27. US.Pin60 connect to D1_MCKE2 28. US.Pin203 connect to D1_MCKE3 29. US.Pin84 connect to D1_MCS_B2 30. US.Pin89 connect to D1_MCS_B3 31. US.Pin93 connect to OVDD 32. US.Pin237 connect to GND 33. US.Pin75 connect to D1_MCLKIN 34. US.Pin74 connect to D1_MCLKIP 35. US.Pin219 connect to D1_MCLKIN 36. US.Pin218 connect to D1_MCLKIP 37. DNP the R39, R40, R41, R42, R43, R44, R45, R46, R47 Page.12 (DOR2 Slot swap) 1. U7 Change the reference name from U7 to U6 2. U6 Pin139 connect to VCC_P3V3SB 3. U6 Pin 140 connect to VCC_P3V3SB 4. U6 Pin 238 connect to GND 5. U6 Pin78 connect to TP25 6. U6.Pin58 connect to RST_MEM3_B 7. U6 Pin87 connect to D2_MCDT0 8. U6 Pin91 connect to D2_MCDT1 9. U6 Pin60 connect to D2_MCKE0 10. U6 Pin203 connect to D2_MCKE1 11. U6 Pin84 connect to D2_MCS_B0 12. U6 Pin89 connect to D2_MCS_B1 13. U6 Pin93 connect to D2_MCS_B2 14. U6 Pin237 connect to D2_MCS_B3 15. U6 Pin75 connect to D2_MCLKIN 16. U6 Pin74 connect to D2_MCLKIP 17. U6 Pin219 connect to D2_MCLKIN 18. U6 Pin218 connect to D2_MCLKIP 19. U6 Change the reference name from U6 to U7 20. U7 Pin139 connect to GND 21. U7 Pin 140 connect to GND 22. U7 Pin 238 connect to VCC_P3V3SB 23. U7 Pin78 connect to TP28 24. U7 Pin58 connect to RST_MEM4_B 25. U7 Pin87 connect to D2_MCDT2 26. U7 Pin91 connect to D2_MCDT3 27. U7 Pin60 connect to D2_MCKE2 28. U7 Pin203 connect to D2_MCKE3 29. U7 Pin84 connect to D2_MCS_B2 30. U7 Pin89 connect to D2_MCS_B3 31. U7 Pin93 connect to GND 32. U7 Pin237 connect to GND 33. U7 Pin75 connect to D2_MCLKIN 34. U7 Pin74 connect to D2_MCLKIP 35. U7 Pin219 connect to D2_MCLKIN 36. U7 Pin218 connect to D2_MCLKIP 37. DNP the R68, R69, R70, R72, R71, R73, R74, R75, R76 Page. 16 (USB 3.0 ESD diode fix) 1. Remove the TVS1, TVS2, TVS3, TVS4, TVS5, TVS6, TVS7, TVS8, TVS9, TVS10, TVS11, TVS12 2. Add U22, U37 FDS89P4FC Page. 28 (change board revision from D to E) 1. NC the R1412. Page. 38 1. U60 Pin12 change pullup voltage from 2P1V to 2P5V 2. U60 Pin24 C24 change pullup voltage 2P1V to 2P5V 3. U60 Pin22 L21 L23 L24 change pullup voltage from 2P1V to 2P5V 4. NC the R565. Page.41 1. U60 PinR23 connect to 2P5V 2. U60 PinL4 connect to 2P5V 3. U60 PinR4 connect to 2P5V 4. U60 PinU3 connect to 2P5V 5. Remove R581, R583, R584, R586 Page. 45 1. Del SYS FAN4

DATE	Revision	Note
2015/05/04	50AX	Page. 16 1. Add CP238 (Optimize the quality of TSEC_1588_CLK_IN clock signals) Page. 38 1. Add R580 (Optimize the quality of AQR405 CLK_F / AQR405 CLK_N clock signals) Page. 59 1. Del SYS FANS
2016/03/23	50AX	Page. 9 1. Change the C10, C39, C34 and C2 from 4700pF to 3300pF. 2. Change the FPA1, FPA2, FPA3 from G8M01209P8H121M (NEXCOM P/N:41B1201D02X00) to BLM18G1217M1 (NEXCOM P/N: 41B1201C04X00) 3. Add the C247, C248(GRM158402125R855) 4. Change the C85, C138, C148 from 4700pF to 2700pF.(GRM155K71H272KA01) Page. 16 1. Change the CN1 from 4NH0F00903X00 to 4NH0F00913M00 (Molex: 48404-0003) Page. 19 1. Add the R303, R304, R305, R290(Add 100K ohm pull-ups to OVDD on SDHC_DAT[0:3]) Page. 20 1. NC the R313, R312, R310. 2. Removed the net COP_SRST_B ,COP_SRST_P. 3. Removed the R303, R319, R320. 4. Removed the R304, R305, R306, R307, R308 (10K pullups to 3P3V). 5. Change the R309 from 100 ohm to 1.0 ohm. 6. Removed the R314, R315, R316, R317.
2016/05/05	50AX	Page. 18 1. USB Pin1 change pullup voltage from 1P2VQA to 2P5V. 2. R252, R253, R254 change pullup voltage from 1P2VQA to 2P5V. Page. 28 1. U51 Pin5 change pulhihi voltage from 1P2VQA to 2P5V Page. 38 1. Remove pullups R1406, R1407, R1408, R1409. There are already pullups to OVDD on the four AQ_P[0:3]_INT_N signals on page 20.
2016/07/18	50AX	Changed "PRESSCALE" to "NXP" throughout document Added L8208BA throughout document Page 1: Updated Table of Contents Page 2: Updated Block Diagram Page 4: Updated Block Diagram Page 5: Updated I2C address of several devices on Block Diagram Page 6: Updated Reset Block Diagram to match schematics Page 7: Updated Clock Block Diagram Page 8: Added Serial EEPROM to Memory List Page 15: 1. Renamed nets "SILOT1xxx" to "SILOT2xxx". 2. Renamed nets "SILOT2xxx" to "SILOT3xxx". Page 17: 1. Corrected I2C address text on muxes 2. Add direct net connections for I2CL_PROC bus Page 18: 1. Change resistor body size of R238, R240, R242, R243 to 0805 and relocate on TOP side of PCB. 2. Replace U25 and U28 SDHC VT buffers with logical OR of Winbond thermal monitor signals. Added U207 74LVC2G08DC. Page 19: 1. Move RS-232 Circuit to page 18. Then add U205 and U208 SDHC VT buffers TXRN03048VR. 2. Add U209 Inverter. Input from L8208BA, output to SDHC_VTSEL. 3. Add note that EV79 must be programmed as GPIO for SDHC VT select. Page 20: 1. Add R316 4.7K pullup to VCC_F1V8SB on COP_HRST_B. 2. Change pullup voltage at R296 from 3P3V to VCC_P3V3SB. 3. Populate R235 and R236. 4. Remove R323 pulldown resistor on DUT_TCK. 5. Add netname and Outport of M18-pin4 called COP_HRST_BB. 6. Renamed CH_SW_RST to CH_SW_RST_B (active low). 7. Replaced R257 and R259 61K5 0.1uF caps (CP346 and CP367) to AC-couple LVDS DIFF_2V5CLK1 to L8208xx inputs. 8. Deleted TP74. Add net SDHC_VTSEL_B at R291 pin 2. Page 21: 1. Changed NAND FLASH (U43) part number from MT25PFI6018ABANFP-B to MT25PFI6018ABANFP-ZIC 2. Added QSPI (U182), QSPI Emulator (J59) and QSPI select logic (U183). Page 22: 1. Renamed nets "SILOT6xxx" to "SILOT1xxx". 2. Renamed nets "SILOT7xxx" to "SILOT1xxx". 3. Renamed nets "SILOT8xxx" to "SILOT2xxx". Page 25: Updated I2C Addr text for U45 to 0x68 Page 26: Renamed CH_SW_RST to CH_SW_RST_B (active low). Page 28: Added CFG_QSPI_EN_B and Rst_QSPI_ENM_B signals to CPLD (U50C pins B1 and D4). Page 30: At CPLD (U50B) pin B1 and TP206, changed netname COP_HRST_B to COP_HRST_BB. Page 38: Change text to "VDDIO is 2.5V" Page 56: Change netname on UP17 pin 12 from 2P5V_COMP to F1V8SB_COMP (UP16 pin 12 had identical netname). Page 58: 1. Change netnames on three strap resistors. 2. Change resistor body size of R662, R666, R667, R668 to 0805. 3. Change R654 and R655 to NO (do not populate). 4. Change R656 and R657 to 10K and populate them (change I2C address of Winbond to 0x2C). Page 59: 1. Depopulate R617, R618, R625, R683, R700. 2. Added DC Speed control jumper (J7) for CPU FAN.
2016/10/28	60AX	Page. 18 1. USB Pin1 connect to OVDD, Pin2 connect to EM12_MDC, Pin3 connect to EM12_MDIO, Pin4 pullup to OVDD, Pin6 connect to R1391, Pin1 Connect to R1390, Pin6 connect to 2P5V. Page. 45 1. Renamed connections on U44 pins 7 and 10 to common net called X1_GND. 2. Add R1427, R1428. 3. Change the CS26, CS28 dorm 33P to 22P. Page. 28 1. Added R1426 and PCRRBV2 signal connection to U50 CPLD pin D3. Update Revision Table to provide PCB Rev F encoding.
2017/02/15	60AX	Page. 19 1. De-Populate U36. SDHC Smart Voltage Translation not supported.
2017/05/09	70AX	Page. 19 1. Add R1000 4.7K pullup to OVDD as shown below. 2. Depopulate R416 (r80).