


Table of Contents	
BLOCK DIAGRAM	Sheet 2
WIFI MODULE	Sheet 3
LPC INTERFACE 1	Sheet 4
LPC INTERFACE 2	Sheet 5
HEADER CONNECTIONS	Sheet 6

Revisions				
Rev	Description	Date	Designer	Approver
X1	FIRST DRAFT	02-AUG-17	Antonio Quiroz	
X2	WiFi module in place	09-AUG-17	Antonio Quiroz	
X3	Prototype release	23-AUG-17	Antonio Quiroz	
X4	Connected P1_0 to SPI_INT_WiFi	06-OCT-17	Jorge Ramirez	
A	Released	28-NOV-17	Antonio Quiroz	

LPC540xx

IoT Module

OM40007



Microcontroller Product Group
6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP: X IUD: PUB:

Designer: Jorge Ramirez

Drawn by: Antonio Quiroz

Approved: CK Phua

Drawing Title:
OM40007

Page Title:
Table of Contents, Revisions

Size C Document Number SCH-30019, PDF: SPF-30019 Rev A

Date: Tuesday, November 28, 2017

Sheet 1 of 6

1. Unless Otherwise Specified:
All resistors are in ohms, 5%
All voltages are DC
All polarized capacitors are aluminum electrolytic
2. Interrupted lines coded with the same letter or letter combinations are electrically connected.
3. Device type number is for reference only. The number varies with the manufacturer.
4. Special signal usage:
_B Denotes - Active-Low Signal
<> or [] Denotes - Vectored Signals
Green text Denotes - Extra Notes to be considered.
5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

