

Table of Content

Page 1	Title & ToC & Rev
Page 2	PCA9957 & PCA9959 & SKT
Page 3	LED
Page 4	SMB connector for fuji
Page 5	SPI Interface


Revisions


Rev	Description	Date	Approved
A	Release	25-FEB-20	ERIC LU
A1	1. Update SPI Daisy Chain Block Diagram 2. Change J5 jumper default setting from 1-2 to 2-3	13-MAR-20	ERIC LU


OMPCA9959LEDEV


REF DES	JUMPER/DEFAULT	PAGE NAME
J10,J118,J8,J125,J146,J11, J123,J63,J9,J122,J137	1-2	02 PCA9957 & PCA9959 & SKT
J120	2-3	02 PCA9957 & PCA9959 & SKT
R40,R39	A	02 PCA9957 & PCA9959 & SKT
J132,J131,J136,J133,J129, J135,J134,J145	OPEN	02 PCA9957 & PCA9959 & SKT
J93,J66,J74,J96,J90,J64,J106, J107,J77,J72,J104,J110,J85, J91,J112,J100,J75,J88,J80, J98,J83,J101,J82,J69	1-2	03 LED
J113	2-4	03 LED
J97,J70,J99,J92,J116,J71,J67, J103,J95,J87,J65,J79,J102, J73,J78,J94,J68,J105,J86, J111,J81,J76,J84,J109,J108	OPEN	03 LED
J6	1-2	05 SPI Interface
J5	2-3	05 SPI Interface

REF DES	ASSY OPT	PAGE NAME
C34,U1,C35	DNP	02 PCA9957 & PCA9959 & SKT

		6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
© NXP SEMICONDUCTORS		Classification: Company Internal/Proprietary	
Designer: <Designer>		Drawing Title: OMPCA9959LEDEV	
Drawn by: <DrawnBy>		Page Title: Title & ToC & Rev	
Approved: <Approver>	Size C	Document Number SCH-47110 PDF: SPF-47110	Rev A1
Date: Thursday, March 19, 2020		Sheet 1 of 5	







Classification: Company Internal/Proprietary		
Drawing Title: OMPCA9959LEDEV		
Page Title: SMB connector for fuji		
Size C	Document Number SCH-47110 PDF: SPF-47110	Rev A1
Date: Thursday, March 19, 2020	Sheet 4 of 5	

The diagram illustrates the connection of an LPC5411x board to two Fuji bench/app boards (No 1 and No 2) via Arduino Shield Connectors. The connections are as follows:

- MCU_SSN:** Connected to the top MOSI pin of J4 on both boards.
- MCU_SCK:** Connected to the top MOSI pin of J4 on both boards.
- MCU_MISO:** Connected to the top MISO pin of J3 on both boards.
- MCU_MOSI:** Connected to the top MOSI pin of J4 on both boards.
- Power and Ground:** Connected to the top MOSI pin of J4 on both boards.

The diagram also shows the internal connections of the boards, including headers J6 and J5, and the placement of components like J4 and J3. The boards are labeled "Fuji bench/app board No 1" and "Fuji bench/app board No 2".

