

8MPLUS-BB

i.MX8M Plus Reference Base Board

Table of Content

Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	CPU IO INTERFACE
Page 5	USB TYPE-C Power
Page 6	USB3.0 TYPE-C DRP
Page 7	USB3.0 HOST
Page 8	Giga Ethernet0
Page 9	Giga Ethernet1
Page 10	M.2 PCIe3.0
Page 11	MicroSD
Page 12	MIPI CSI
Page 13	MIPI DSI
Page 14	LVDS Display
Page 15	HDMI Display
Page 16	Audio CODEC
Page 17	CAN
Page 18	Expansion CN
Page 19	Remote Debug
Page 20	Power
Page 21	BOOT_CFG

1. Interrupted lines coded with the same letter or letter combinations are electrically connected.
2. Device type number is for reference only. The number varies with the manufacturer.
3. Special signal usage:
 - _B Denotes - Active-Low Signal
 - <> or [] Denotes - Vectored Signals
4. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


Preliminary - Subject to Change without Notice!

This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass-production design.

NXP CONFIDENTIAL AND PROPRIETARY

Revision History

Rev. Code	Date	By	Description
A	2019-11-04	Frank	Initial version
A1	2020-04-28	Frank	1. Change R452 to 1K, to get the correct output level of VPCle_3V3. 2. Update PMIC PCA9450C I2C address to "0x25", according to latest datasheet. 3. Update "ENET0" naming to "ENET2", to meet with latest fusemap and software definition. 4. Change R51 to 324K, to meet the new requirement for VBUS detect threshold ($\geq 3.7V$) from USB Type-C Functional Test Specification since 2019 5. Change several Boot Mode configurations to "Reserved". 6. Update the block diagram, change "OTG" to "Dual Role". 7. Change U48 from PCA9617ADP to PCA9509ADP for better compatibility of HDMI monitors, R185 needs be populated.
A2	2020-10-10	Frank	1. Change D2, D4 from NSR0320 to BAT54HT1 to reduce the reverse leakage current for Type-C Quadramax Load Test. 2. Change R186 from 10K to 100K, D9, D32 from NSR0320 to BAT54HT1 to reduce the leakage current on CEC line. HDMI CTS requires $\leq 1.8\mu A$ on CEC line. 3. Change R333, R334 from 4.7K to 1.5K, for better drive strength of I2C signals. 4. Change U30 from PCMF1USB3S to PCMF1HDMI2S, which is dedicated for HDMI application. 5. DNP R432 and R433, remove the signal connections for USB1_DNU(USB1_ID), USB2_DNU(USB2_ID), these pins CAN'T be used, according to latest i.MX8M Plus datasheet.
A3	2021-01-11	Frank	1. Change "X-8MPLUS-BB" to "8MPLUS-BB" for mass production. 2. Remove the text "NXP CONFIDENTIAL AND PROPRIETARY" on each page. 3. Change R452 to 0ohm, to improve load transient response for high power consumption M.2 devices. 4. Change U56 from NTB0104 to NTS0104, which can support bigger capacitive load.
B	2021-03-12	Frank	1. Remove Q3, add U81 and related components to reduce the output delay of PCIe external reference clock. 2. Remove R432, R433, as USB1_DNU(USB1_ID), USB2_DNU(USB2_ID) are not used. 3. Add R142, provide the connection for M.2 PCIe_DIS2, DNP as default. 4. Add R163, provide the option to control PWDN of each camera module separately, DNP as default.
B1	2021-05-13	Elyon	1. Change C120 and C121 to 0.22uF (150-79999) to meet the spec requirement for PCIe Gen3 TX AC coupling capacitance (175~265nF).


		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: FL		ICAP Classification: CP: IUD: X PUB:	
Drawn by: FL		Page Title: 8MPLUS-BB	
Approved: <Approver>		Title and Rev History SCH-46370 PDF: SPF-46370 Rev B1	
Size C		Document Number	
Date: Thursday, May 13, 2021		Sheet 1 of 21	

IMX8MPLUSLPD4 - EVK


Block Diagram

8MPLUSLPD4 - EVK 46371
8MPLUSLPD4-CPU 46368
8MPLUS-BB 46370

8MPLUSDR4 - EVK 47568
8MPLUSDDR4 - CPU 47568
8MPLUS - BB 46370




IMX8MPLUSLPD4-EVK PWR TREE





IO Connector

Receptacle




Receptacle




SAI Usage

Port	Usage
SAI1	RGMII ENET1, IO
SAI2	M.2 BT
SAI3	Audio Codec
SPDIF	CAN1/I2C5
SAI5	PDM MIC/CAN2

Receptacle




Receptacle




I2C Address Table

Port	Type	Device	Address	Voltage
IC21	PMIC	PCA9450C	0x25(1001011x)	1.8V
	LVDS0	IT6263	0x4C(1001100x)	1.8V
	DSI-HDMI	ADV7535	0x3D(0111101x)	1.8V
	M.2 Clock	9FGV0241A	0x68(1101000x)	3.3V
	C1	PTN5110	0x50(1010000x)	3.3V
IC22	Type-C1	NX2P03483UK	0x72(1110011x)	3.3V
	CSI1			1.8V
	M.2			1.8V
	LVDS1	IT6263	0x4C(1001100x)	1.8V
	Type-C0	PTN5110	0x50(1010000x)	3.3V
IC23	CODEC	WM8960	0x1A(0011010x)	1.8V
	IO EX	PCA6416A	0x20(0100000x)	1.8V
	CSI2			1.8V
	EX CN			3.3V
	I2C CN			3.3V


IO Expansion




I2C Level shifter




CAN Selection



POR_B Buffer




		Microcontroller Product Group 6801 Wilton Center Drive West Austin, TX 78725-0508			
This document contains information proprietary to NXP and its subsidiaries for use only for engineering design, development or manufacture in whole or in part without the express written permission of NXP Semiconductors.					
ICAP Classification: CP: SOC: X: PUL:					
Designer:	Drawing Title:				
8MPLUS-IB					
Drawn by:	Page Title:				
FL	CPU I/O Interface				
Approved:	Document Number:	6CH-46370 PDF, 6SP-46370			Rev:
00000000	Date:	Thursday, May 13, 2011	Sheet:	4 of 21	Rev:


USB Type-C Power Supply

This is the power supply, must be ON for system running!


USB TYPE-C Port 0




USB3.0 HOST




5V Source Load Switch




Caution:
I.MX8M Plus USBx_ID pins are changed to USBx_DNU, CAN'T be used.
Recommend to use common GPIO if USB Identification is needed.

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598		
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.				
ICAP Classification: CP: IUO: X PUBI:				
Designer: FL	Drawing Title: 8MPLUS-BB			
Drawn by: FL	Page Title: USB3.0 HOST			
Approved: <Approver>	Size A4	Document Number SCH-46370 PDF: SPF-46370		Rev B1
Date: Thursday, May 13, 2021		Sheet 7	of 21	

RGMII 10/100/1000Mbps Ethernet



Power-on Strapping Pins CFG



RGMII Power Source	CFG_EXT	CFG_LDO[1:0]
External 3.3V	1	00
External 2.5V	1	01
External 1.8V	1	10
External 1.5V	1	11
Internal 2.5V	0	01
Internal 1.8V(Default)	0	10
Internal 1.5V	0	11

Pull-up for additional 2ns delay to TXC/RXC for data latching.

```

TXC/RXC for data latching:
ENET1_RXD1/TXDLY
ENET1_RXD0/RXDLY

```



ENET1_RXCTL/PHYA

ENET1_RXD2/PLLOF


Pull-up to disable PLL @ ALDPS mode.

PHY Address	PHYAD[2]
0	001

2	001
---	-----



ESD protection

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78755-6598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductor.			
ICAP Classification:		CP:	IUG:
PUBL:			
Designer: FL	Drawing Title: 8MPLUS-BB		
Drawn by: FL	Giga Ethernet1		
Approved <Approver>	Size C	Document Number SCH-46370 PDF: SPF-46370	Row B1
Date Thursday, May 13, 2021	1 Sheet 8 of 21		

A vertical line with four points labeled A, B, C, and D from bottom to top. A horizontal arrow points from the line to the right at point C.



pro

e o

, Tr

lex

☐

☐



3



10

RXD1/TXDLY
RXD0/RXDLY


RXCTL/PHYAD2
RXC/PHYAD1
RXD3/PHYAD0

PHY Address	PHYAD[
1	001




PCIe3.0 M.2/NGFF


PCIe MEMS OSC




Standoff for M.2




M.2 PWR




M.2 (NGFF) CN



Part

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IUQ: X PUBL:			
Designer: FL	Drawing Title: 8MPLUS-BB		
Drawn by: FL	Page Title: M.2 PCIe		
Approved: <Approver>	Size A3	Document Number SCH-46370 PDF: SPF-46370	Rev B1
Date: Thursday, May 13, 2021		Sheet 10 of 21	

MicroSD 3.0



Microcontroller Product Group

6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP: IUO: X PUBI:

Designer:
FL

Drawing Title:

8MPLUS-BB

Drawn by:
FL

Page Title:

MicroSD

Approved:
<Approver>

Size
A

Document Number

SCH-46370 PDF: SPF-46370


Rev
B1

Date: Thursday, May 13, 2021


Sheet 11 of 21

Camera CSI Interface

Camera 1#





Camera 2#









CSI_SYNC1 R29 0 DNP CSI_SYNC2

SYNC signal comes from one sensor to another.





ESD protection






		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IUO: X PUBL:			
Designer: FL	Drawing Title: 8MPLUS-BB		
Drawn by: FL	Page Title: MIPI CSI		
Approved: <Approver>	Size A3	Document Number SCH-46370 PDF: SPF-46370	Rev B1
Date: Thursday, May 13, 2021		Sheet 12 of 21	

DSI Display








ESD protection







		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IUO: X PUBI:			
Designer: FL		Drawing Title: 8MPLUS-BB	
Drawn by: FL		Page Title: MIPI DSI	
Approved: <Approver>		Size A4	
		Document Number SCH-46370 PDF: SPF-46370	
		Rev B1	
Date: Thursday, May 13, 2021		Sheet 13 of 21	


ESD protection

LVDS1 Display




		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598			
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
		ICAP Classification: CP: I/Q: X PUB:			
Designer: FL	Drawing Title: <div style="text-align: center; font-size: 1.5em; font-weight: bold;">8MPLUS-BB</div>				
Drawn by: FL	Page Title: <div style="text-align: center; font-size: 1.5em; font-weight: bold;">LVDS DISPLAY</div>				
Approved: <Approver>	Size A3	Document Number <div style="text-align: center;">SCH-46370 PDF: SPF-46370</div>			Rev B1
Date: Thursday, May 13, 2021		Sheet 14 of 21			



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598		
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.		
ICAP Classification: CP: IVO: X PUBI:				
Designer: FL	Drawing Title: <div style="text-align: center;">8MPLUS-BB</div>			
Drawn by: FL	Page Title: <div style="text-align: center;">HDMI Display</div>			
Approved: <Approver>	Size A3	Document Number SCH-46370 PDF: SPF-46370	Rev B1	
Date: Thursday, May 13, 2021		Sheet 15 of 21		



Audio CODEC


HP JACK



HP MIC


Speaker Power Control






		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IUO: X PUBI:			
Designer: FL	Drawing Title: 8MPLUS-BB		
Drawn by: FL	Page Title: Audio CODEC		
Approved: <Approver>	Size A3	Document Number SCH-46370 PDF: SPF-46370	Rev B1
Date: Thursday, May 13, 2021		Sheet 16 of 21	

CAN Bus


Dual CAN FD



DB9 Female





Level shifter



DIR=H, A -> B
DIR=L, A <- B


DB9 Female




		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IUC: X PUBL:			
Designer: FL	Drawing Title: 8MPLUS-BB		
Drawn by: FL	Page Title: Audio CODEC		
Approved: <Approver>	Size B	Document Number SCH-46370 PDF: SPF-46370	Rev B1
Date: Thursday, May 13, 2021		Sheet 17 of 21	

Expansion Connectors


EXP CN




I2C CN



Level Shifter




Note:
NTB part has strict requirement for capacitive load: <70pF




Note:
NTB part has strict requirement for capacitive load: <70pF

FAN Power Control




Just for backup.


		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IJO: X PUBL:			
Designer: FL		Drawing Title: 8MPLUS-BB	
Drawn by: FL		Page Title: Expansion CN	
Approved: <Approver>		Size A3	Document Number SCH-46370 PDF: SPF-46370
		Rev B1	
Date: Thursday, May 13, 2021		Sheet 18	of 21

UART-USB Remote Debug


Power




JTAG Interface




Buttons




System ID



JTAG Remote Control




Bootmode Remote Control




FT Conencted First → FT_3V3/1V8 ON → FT_BOOT_MODE Input → REMOTE_SEL HIGH → Board Power/Repower → VDD_1V8 ON → POR_B
FT_BOOT_MODE Output → Connection switch to Remote Debug → Switch enable → BOOT_MODE Sampling

CPU Power On First → VDD_1V8 ON → POR_B
Switch enable → BOOT_MODE Sampling
Switch select to Local Switch


IO Expansion




UART Level Shifter




Misc Remote Control



ONOFF Remote Control




Expansion Interface for Power Measurement Board Receptacle




		Microcontroller Product Group 6801 Willem Cousse Drive West Austin, TX 78726-6500	
		This document contains information proprietary to NXP and shall not be used for engineering design, development or manufacture in whole or in part without the express written permission of NXP.	
ECN Classification: CE SDC X PWR			
8MPLUS-BB			
Debug			
Designer: FL	Drawing Title: 	Date: 	Rev:
Drawn by: FL	Page Title: 	Order Number: 	Rev:
Approved «Approved»	Size 	Order Number SCH-46270-PDF-397F-46270	Rev:

SYSTEM POWER


Main PWR (5-20V-->5V)




3.3V for Peripherals




12V for Peripherals




PWR LED




Standoff for CPU board




Base board screw holes



GND Testpoints



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IUC: X PUBL:			
Designer: FL	Drawing Title: 8MPLUS-BB		
Drawn by: FL	Page Title: Power		
Approved: <Approver>	Size A3	Document Number SCH-46370 PDF: SPF-46370	Rev B1
Date: Thursday, May 13, 2021		Sheet 20 of 21	


i.MX8M Plus ROM Fuse

Full Line Address	Physical Address	7	6	5	4	3	2	1	0
0x470[15:0]	0x470[7:0]	OVERRIDE_NAND_PG_PER_BLK_VAL 00 - 32 pages 01 - 64 pages 10 - 128 pages 11 - 32 pages		OVERRIDE_FLEXSPI_BT_SEL 0 - Do not override 1 - Override	OVERRIDE_FLEXSPI_BT_SEL_VAL 00 - FlexSPI (Hyperflash 1.8V) 01 - FlexSPI (Flash with 4B READ/1x13 default supported) 10 - Default Octal mode (Micron, supported on 800P B0 already) 11 - Default Octal mode (Mxic, Nice to have)		FLEXSPI_AUTO_PROBE_EN 0 - Disable 1 - Enable	FLEXSPI_AUTO_PROBE_TYPE 00 - QuadSPI NOR 01 - MxicOctal 10 - MicronOctal 11 - AdestoOctal	
0x480[15:0]	0x480[7:0]	Reserved	FLEXSPI_DUMMY_CYCLE_SEL				FLEXSPI_FEO_SEL 000 - 100 MHz 001 - 133 MHz 010 - 166 MHz 011 - 200 MHz 100 - 80 MHz 101 - 20 MHz		
0x480[31:16]	0x480[23:16]	NOC_ID_REMAP_BYPASS	ROM_NO_LOG if blown, ROM will not log event to log buffer	SDP_DISABLE Disable USB serial download	FORCE_BT_FROM_FUSE Boot from programmed fuses, not Boot Mode Pins	FLEXSPI_HOLD_TIME_SEL 00 - 500us 01 - 1ms 10 - 3ms 11 - 10ms		WDG_TIMEOUT_SELECT 00 - 2.0s 01 - 1.5s 10 - 1.0s 11 - 0.5s	
0x490[15:0]	0x490[7:0]	USDHCH_PWR_EN 0 - No power cycle 1 - Enabled via	EMMC_FAST_BT 0 - Regular 1 - Fast Boot	SDMMC_BUS_WIDTH 00 - 8-bit 01 - 4-bit 10 - 8-bit DDR (MMC 4.4) 11 - 4-bit DDR (MMC 4.4)		SD_SPEED: 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104	EMMC_SPEED: 00 - Normal 01 - High	USDHCH_VOL_SEL For Normal Boot Mode 0 - Voltage 1 - 3.3V 1 - 1.8V	USDHCH_MFG_VOL_SEL For Mfg Mode IO Voltage 0 - 1.8V 1 - 1.8V
0x490[31:16]	0x490[23:16]	RECOVERY_SDMC_BOOT_DIS 0 - Enable 1 - Disable	IMG_CNTR_SET1_OFFSET				USDHCH_PAD_SION_EN 0 - Disable 1 - Enable	Reserved	USDHCH_DLL_EN 0 - Disable DLL for SD/eMMC 1 - Enable DLL for SD/eMMC
0x4A0[15:0]	0x4A0[7:0]	SD_CALI_STEP '00' - 1 TBD	USDHCH_PWR_INTERVAL 00 - 20ms 01 - 10ms 10 - 5ms 11 - 2.5			USDHCH_PWR_DELAY 0 - 5ms 1 - 2.5ms	USDHCH_PWR_POLARITY 0 - Low 1 - High	USDHCH_OVRD_PAD_SETTING_UP1	EMMC_FAST_BT_ACK 0 - Boot Ack Disabled 1 - Boot Ack Enabled
0x4A0[31:16]	0x4A0[23:16]	Reserved							
0x4B0[15:0]	0x4B0[7:0]	Reserved	NAND_GPMI_DDR_DLL_VAL (GPMI Read DDR DLL Target Value) 0000 - 7 0001 - 1 0111 - 0 1111 - 15				Reserved		NAND_CS_NUM (Nand Number Of Device) 00 - 1 01 - 2 10 - 4 11 - Reserved
0x4B0[31:16]	0x4B0[23:16]	Reserved	FlexSPI NAND Busy Bit Offset Override			FlexSPI NAND CS Interval 00-100ms 01-200ms 10-400ms 11-50ms		FlexSPI NAND Column Address Width 00-12 01-13 10-14 11-15	



i.MX8M Plus Boot Mode

BOOT_MODE3 SW4 [1]	BOOT_MODE2 SW4 [2]	BOOT_MODE1 SW4 [3]	BOOT_MODE0 SW4 [4]	Boot Modes SW4 [1-4]
0	0	0	0	Boot From Internal Fuses
0	0	0	1	USB Serial Download
0	0	1	0	USDHC3 (eMMC boot only, SD3 8-bit) Default
0	0	1	1	USDHC2 (SD boot only, SD2)
0	1	0	0	NAND 8-bit single device 256 page
0	1	0	1	NAND 8-bit single device 512 page
0	1	1	0	QSPI 3B Read
0	1	1	1	QSPI Hyperflash 3.3V
1	0	0	0	ecSPI Boot
1	0	0	1	Reserved
1	0	1	0	Reserved
1	0	1	1	Reserved
1	1	0	0	Reserved
1	1	0	1	Reserved
1	1	1	0	Reserved
1	1	1	1	Reserved

Boot Switch



Caution:
BOOT_MODE0, BOOT_MODE1, BOOT_MODE2, BOOT_MODE3, JTAG_MOD and POR_B must be pulled to "111111" for i.MX8M Plus to enter Boundary Scan mode.

		Microcontroller Product Group 8001 William Cannon Drive West Austin, TX 78755-8568 This document contains information proprietary to NXP and shall not be used for engineering design, reproduction or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: PL		Drawing Title: 8MPLUS-BB BOOT_CFG	
Approved:  <Approver>		ICPAC Classification: CP R10 X PURR	
Drawing Title:		Page Title:	
Date: Thursday, May 13, 2021		Document Number: SPC-48370 Part: SPP-48370	
Size A2		Sheet 21 of 21	