

8MPLUSLPD4-CPU

(i.MX8M Plus Reference Board)

Table of Content

Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	CPU PWR
Page 5	LPDDR4
Page 6	CPU IO
Page 7	CPU PHY
Page 8	CPU MISC
Page 9	eMMC/QSPI
Page 10	BOOT CFG
Page 11	PMIC
Page 12	SOM Interface

1. Interrupted lines coded with the same letter or letter combinations are electrically connected.
2. Device type number is for reference only. The number varies with the manufacturer.
3. Special signal usage:
_B Denotes - Active-Low Signal
<> or [] Denotes - Vectored Signals
4. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


Preliminary - Subject to Change without Notice!

This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass-production design.


NXP CONFIDENTIAL AND PROPRIETARY

Revision History

Rev. Code	Date	By	Description
A	2019-10-25	Frank	Initial version
A1	2020-04-28	Frank	1. Update the block diagram, change "OTG" to "Dual Role" 2. Change R74 to 4.7M, and change the state from DNP to populate. 3. Change U1 part number from "MIMX8MP8DVNLZAA" to "MIMX8ML8DVNLZAA".
A2	2020-10-20	Frank	1. Update U1 part number from "MIMX8ML8DVNLZAA" to "MIMX8ML8DVNLZAB". 2. Update U1 symbol: Change USB1_ID to USB1_DNU, USB2_ID to USB2_DNU, MIPI_VREG2_CAP to MIPI_TEST_DNU; Remove DDR3L option for DDR interface. 3. Remove the signal connections for USB1_DNU(USB1_ID), USB2_DNU(USB2_ID). 4. DNP the decoupling capacitor C106 for MIPI_TEST_DNU(MIPI_VREG2_CAP), can be floating for normal use. 5. Update the Power Sequence and Operating Range Table on Page 11.
A3	2021-01-11	Frank	1. Change "X-8MPLUSLPD4-CPU" to "8MPLUSLPD4-CPU" for mass production. 2. Remove the text "NXP CONFIDENTIAL AND PROPRIETARY" on each page.

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8550	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IJQ: X PUB:			
Designer: Frank Liu	Drawing Title: 8MPLUSLPD4-CPU		
Drawn by: Frank Liu	Page Title: Title and Rev History		
Approved: <Approver>	Size C	Document Number SCH-46368 PDF: SPF-46368	Rev A3
Date: Monday, January 11, 2021		Sheet 1 of 12	

IMX8MPLUSLPD4-EVK Block Diagram



8MPLPD4-EVK PWR TREE

Base Board

VSYS
5V

PMIC: PCA9450C			
SEQ	REG	TYP	Max Capability(mA)
1	LDO1	1.8	10
2	RTC_CLK	--	--
3	BUCK1/3	0.85/0.95	6000
4	BUCK2	0.85/0.95/1.0	3000
5	LDO3	1.8	300
6	BUCK5	1.8	2000
7	BUCK6	1.1	2000
8	BUCK4	3.3	3000
8	MUXSW	3.3	400
9	LDO5	3.3/1.8	150
10	POR_B	--	--

CPU: i.MX8M Plus			
SEQ	PWR/Signal	TYP	Required(mA)
1	NVCC_SNVS_1V8	1.8	10
2	32K_INTERNAL	--	--
3	VDD_SOC	0.85/0.95	5000
4	VDD_ARM	0.85/0.95/1.0	2200
5	VDDA_1V8	1.8	300
6	VDD_1V8/NVCC_xxx	1.8	NxCxVx(0.5xF)
7	NVCC_DRAM_1V1	1.1	NxCxVx(0.5xF)
8	VDD_3V3/NVCC_xxx	3.3	NxCxVx(0.5xF)
8	VSD_3V3	3.3	300
9	NVCC_SD2	3.3/1.8	10
10	POR_B	--	--

LPDDR4	
VDD1	
VDD2/VDDQ	


QSPI	
VCC	

eMMC	
VCCQ	
VCC	


WiFi/BT	
VBAT	
VIO	

Base Board Peripherals	
---------------------------	--

i.MX8M Plus PWR



LPDDR4 6GB



Note:



LPDDR4 ODT on i.MX 8M Plus is command-based, ODT_CA_A/B of LPDDR4 part should be connected directly to VDD2


Data Bus

Pin Name	LPDDR4	DDR4
DRAW_DQ00_P	DQ00_L_A	DQS1_L_A
DRAW_DQ01_N	DQ01_L_A	DQS1_L_B
DRAW_DQ02_P	DM00_A	DML_N_A / DBI_L_N_A
DRAW_DQ03_N	DQ03_L_A	
DRAW_DQ04_P	DQ1_A	DQS1_A
DRAW_DQ05_N	DQ2_A	DQS2_A
DRAW_DQ06_P	DQ3_A	DQS3_A
DRAW_DQ07_N	DQ4_A	DQS4_A
DRAW_DQ08_P	DQ5_A	DQS5_A
DRAW_DQ09_N	DQ6_A	DQS6_A
DRAW_DQ10_P	DQ7_A	DQS7_A
DRAW_DQ11_N	DQ8_A	DQS8_A
DRAW_DQ12_P	DQ9_A	DQS9_A
DRAW_DQ13_N	DQ10_A	DQS10_A
DRAW_DQ14_P	DQ11_A	DQS11_A
DRAW_DQ15_N	DQ12_A	DQS12_A
DRAW_DQ16_P	DQ13_A	DQS13_A
DRAW_DQ17_N	DQ14_A	DQS14_A
DRAW_DQ18_P	DQ15_A	DQS15_A
DRAW_DQ19_N	DQ00_B	DQS1_L_B
DRAW_DQ20_P	DQ01_B	DQS1_L_B
DRAW_DQ21_N	DM00_B	DML_N_B / DBI_L_N_B
DRAW_DQ22_P	DQ03_B	
DRAW_DQ23_N	DQ4_B	DQS1_B
DRAW_DQ24_P	DQ5_B	DQS2_B
DRAW_DQ25_N	DQ6_B	DQS3_B
DRAW_DQ26_P	DQ7_B	DQS4_B
DRAW_DQ27_N	DQ8_B	DQS5_B
DRAW_DQ28_P	DQ9_B	DQS6_B
DRAW_DQ29_N	DQ10_B	DQS7_B
DRAW_DQ30_P	DQ11_B	DQS8_B
DRAW_DQ31_N	DQ12_B	DQS9_B
DRAW_DQ32_P	DQ13_B	DQS10_B
DRAW_DQ33_N	DQ14_B	DQS11_B
DRAW_DQ34_P	DQ15_B	DQS12_B
DRAW_DQ35_N	DQ00_B	DQS1_L_B
DRAW_DQ36_P	DQ01_B	DQS1_L_B
DRAW_DQ37_N	DQ02_B	DQS1_L_B
DRAW_DQ38_P	DQ03_B	DQS1_L_B
DRAW_DQ39_N	DQ04_B	DQS1_L_B
DRAW_DQ40_P	DQ05_B	DQS1_L_B
DRAW_DQ41_N	DQ06_B	DQS1_L_B
DRAW_DQ42_P	DQ07_B	DQS1_L_B
DRAW_DQ43_N	DQ08_B	DQS1_L_B
DRAW_DQ44_P	DQ09_B	DQS1_L_B
DRAW_DQ45_N	DQ10_B	DQS1_L_B
DRAW_DQ46_P	DQ11_B	DQS1_L_B
DRAW_DQ47_N	DQ12_B	DQS1_L_B
DRAW_DQ48_P	DQ13_B	DQS1_L_B
DRAW_DQ49_N	DQ14_B	DQS1_L_B
DRAW_DQ50_P	DQ15_B	DQS1_L_B
DRAW_DQ51_N	DQ00_B	DQS1_L_B
DRAW_DQ52_P	DQ01_B	DQS1_L_B
DRAW_DQ53_N	DQ02_B	DQS1_L_B
DRAW_DQ54_P	DQ03_B	DQS1_L_B
DRAW_DQ55_N	DQ04_B	DQS1_L_B
DRAW_DQ56_P	DQ05_B	DQS1_L_B
DRAW_DQ57_N	DQ06_B	DQS1_L_B
DRAW_DQ58_P	DQ07_B	DQS1_L_B
DRAW_DQ59_N	DQ08_B	DQS1_L_B
DRAW_DQ60_P	DQ09_B	DQS1_L_B
DRAW_DQ61_N	DQ10_B	DQS1_L_B
DRAW_DQ62_P	DQ11_B	DQS1_L_B
DRAW_DQ63_N	DQ12_B	DQS1_L_B
DRAW_DQ64_P	DQ13_B	DQS1_L_B
DRAW_DQ65_N	DQ14_B	DQS1_L_B
DRAW_DQ66_P	DQ15_B	DQS1_L_B
DRAW_DQ67_N	DQ00_B	DQS1_L_B
DRAW_DQ68_P	DQ01_B	DQS1_L_B
DRAW_DQ69_N	DQ02_B	DQS1_L_B
DRAW_DQ70_P	DQ03_B	DQS1_L_B
DRAW_DQ71_N	DQ04_B	DQS1_L_B
DRAW_DQ72_P	DQ05_B	DQS1_L_B
DRAW_DQ73_N	DQ06_B	DQS1_L_B
DRAW_DQ74_P	DQ07_B	DQS1_L_B
DRAW_DQ75_N	DQ08_B	DQS1_L_B
DRAW_DQ76_P	DQ09_B	DQS1_L_B
DRAW_DQ77_N	DQ10_B	DQS1_L_B
DRAW_DQ78_P	DQ11_B	DQS1_L_B
DRAW_DQ79_N	DQ12_B	DQS1_L_B
DRAW_DQ80_P	DQ13_B	DQS1_L_B
DRAW_DQ81_N	DQ14_B	DQS1_L_B
DRAW_DQ82_P	DQ15_B	DQS1_L_B
DRAW_DQ83_N	DQ00_B	DQS1_L_B
DRAW_DQ84_P	DQ01_B	DQS1_L_B
DRAW_DQ85_N	DQ02_B	DQS1_L_B
DRAW_DQ86_P	DQ03_B	DQS1_L_B
DRAW_DQ87_N	DQ04_B	DQS1_L_B
DRAW_DQ88_P	DQ05_B	DQS1_L_B
DRAW_DQ89_N	DQ06_B	DQS1_L_B
DRAW_DQ90_P	DQ07_B	DQS1_L_B
DRAW_DQ91_N	DQ08_B	DQS1_L_B
DRAW_DQ92_P	DQ09_B	DQS1_L_B
DRAW_DQ93_N	DQ10_B	DQS1_L_B
DRAW_DQ94_P	DQ11_B	DQS1_L_B
DRAW_DQ95_N	DQ12_B	DQS1_L_B
DRAW_DQ96_P	DQ13_B	DQS1_L_B
DRAW_DQ97_N	DQ14_B	DQS1_L_B
DRAW_DQ98_P	DQ15_B	DQS1_L_B
DRAW_DQ99_N	DQ00_B	DQS1_L_B








Command/Address

Pin Name	LPDDR4	DDR4
DRAM RESET_N	RESET_N	RESET_N
DRAM_ALE_N	MPTEST	ALERT_N / MTEST
DRAM_A0	CKE_A	CKE0
DRAM_A1	CS0_A	CS0
DRAM_A02	CS0_A	CS0
DRAM_A03	CS1_A	C02
DRAM_A04	CS1_A	C03
DRAM_A05	CK_C_A	AG
DRAM_A06	CK_C_A	AG
DRAM_A07	CA0_A	A12
DRAM_A08	CA1_A	A11
DRAM_A09	CA2_A	A7
DRAM_A10	CA3_A	A6
DRAM_A11	CAM_A	A5
DRAM_A12	CAM_A	A4
DRAM_A13	CAM_A	A3
DRAM_A14	CK_C_A	CK_C_A
DRAM_A15	CK_C_A	CK_C_A
DRAM_A16	MPTEST	CK_C_A
DRAM_A17	CKE0_B	CK_C_B
DRAM_A18	CKE1_B	CK_C_B
DRAM_A19	CS0_B	A2
DRAM_A20	CS1_B	A3
DRAM_A21	CKE0_B	BA1
DRAM_A22	CKE1_B	PARITY
DRAM_A23	CS0_B	A13
DRAM_A24	CS1_B	BA0
DRAM_A25	CK_C_B	CA0 / A10
DRAM_A26	CK_C_B	CA1
DRAM_A28	CA0_B	CA2
DRAM_A29	CA1_B	CA3
DRAM_A30	CA2_B	CA4
DRAM_A31	CA3_B	CA5
DRAM_A32	CA4_B	CA6
DRAM_A33	CA5_B	CA7
DRAM_A34	CA6_B	CA8
DRAM_A35	CA7_B	CA9
DRAM_A36	CA8_B	CA10
DRAM_A37	CA9_B	CA11
DRAM_A38	CA10_B	CA12
DRAM_ZV	Z0	Z0
DRAM_VREF	VREF	VREF






		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-6968	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP:		IUC: X PUR:	
Designer: Frank Liu	Drawing Title: 8MPLUSLPD4-CPU		
Drawn by: Frank Liu	Page Title: LPDDR4		
Approved: <Approver>	Size C	Lot Number SCH-46368 PDF: SPF-46368	Rev A3
Date:	Wednesday, November 18, 2020	Sheet	5 of 12

i.MX8M Plus IO Interface






i.MX8M Plus PHYs




Note:
MIPI_TEST_DNU is for internal test, can be floating for normal use.

- Note:
- USB1_DNU, USB2_DNU are not functional, if USB ID function is needed, use common GPIO.
 - If USB connector is MicroAB or MicroB, USBx_VBUS MUST not connect directly to the 5V VBUS voltage of connector; Instead, this pin must be isolated with an external 30K 1% resistor.



i.MX8M Plus MISC

JTAG Debug



Caution:

BOOT_MODE0, BOOT_MODE1, BOOT_MODE2, BOOT_MODE3, JTAG_MOD and POR_B must be pulled to "111111" for i.MX8M Plus to enter Boundary Scan mode.



Microcontroller Product Group

6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

ICAP Classification: CP: IUO: X PUBI:

Designer:
Frank Liu

Drawing Title:

8MPLUSLPD4-CPU

Drawn by:
Frank Liu

Page Title:

CPU MISC

Approved:
<Approver>

Size
A4

Document Number


SCH-46368 PDF: SPF-46368

Rev
A3



Date: Wednesday, November 18, 2020 Sheet 8 of 12


Storage

eMMC5.1



QSPI Flash



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IUC: X PUBI:			
Designer: Frank Liu	Drawing Title: 8MPLUSLPD4-CPU		
Drawn by: Frank Liu	Page Title: eMMC/QSPI		
Approved: <Approver>	Size B	Document Number SCH-46368 PDF: SPF-46368	Rev A3
Date: Wednesday, November 18, 2020		Sheet 9 of 12	

Boot Mode and CFG Switch

i.MX8M Plus ROM Fuse


Full Line Address	Physical Address	7	6	5	4	3	2	1	0
0x470[15:0]	0x470[7:0]	OVERRIDE_NAND_PG_PER_BLK_VAL 00 - 32 pages 01 - 64 pages 10 - 128 pages 11 - 32 pages		OVERRIDE_FLEXSPI_BT_SEL 0 - Do not override 1 - Override	OVERRIDE_FLEXSPI_BT_SEL_VAL 00 - FlexSPI (Hyperflash 1.8V) 01 - FlexSPI (Flash with 4B READ(1x13 default supported)) 10 - Default Octal mode (Micron, supported on 8QXP B0 already) 11 - Default Octal mode (Mic, Nice to have)		FLEXSPI_AUTO_PROBE_EN 0 - Disable 1 - Enable	FLEXSPI_AUTO_PROBE_TYPE 00 - QuadSPI NOR 01 - MicOctal 10 - MicronOctal 11 - AdestoOctal	
0x480[15:0]	0x480[7:0]	Reserved		FLEXSPI_DUMMY_CYCLE_SEL			FLEXSPI_FREQ_SEL 000 - 100 MHz 001 - 133 MHz 010 - 166 MHz 011 - 200 MHz 100 - 80 MHz 101 - 20 MHz		
0x480[31:16]	0x480[23:16]	NOC_ID_REMAP_BYPASS	ROM_NO_LOG if blown, ROM will not log event to log buffer	SDP_DISABLE Disable USB serial download	FORCE_BT_FROM_FUSE Boot from programmed fuses, not Boot Mode Pins	FLEXSPI_HOLD_TIME_SEL 00 - 500us 01 - 1ms 10 - 3ms 11 - 10ms		WDG_TIMEOUT_SELECT 00 - 2.0s 01 - 1.5s 10 - 1.0s 11 - 0.5s	
0x490[15:0]	0x490[7:0]	USDHC_PWR_EN 0 - No power cycle 1 - Enabled via	EMMC_FAST_BT 0 - Regular 1 - Fast Boot	SDMMC_BUS_WIDTH 00 - 8-bit 01 - 4-bit 10 - 8-bit DDR (MMC 4.4) 11 - 4-bit DDR (MMC 4.4)		SD_SPEED: 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104	EMMC_SPEED: 00 - Normal 01 - High	USDHC_VOL_SEL For Normal Boot Mode IO Voltage 0 - 3.3V 1 - 1.8V	USDHC_MFG_VOL_SEL For Mfg Mode IO Voltage 0 - 3.3V 1 - 1.8V
0x490[31:16]	0x490[23:16]	RECOVERY_SDMMC_BOOT_DIS 0 - Enable 1 - Disable	IMG_CNTN_SET1_OFFSET			USDHC_PAD_SION_EN 0 - Disable 1 - Enable		BT_RDC_DISABLE	USDHC_DLL_EN 0 - Disable DLL for SD/eMMC 1 - Enable DLL for SD/eMMC
0x4A0[15:0]	0x4A0[7:0]	SD_CALI_STEP '00' - 1 TBD	USDHC_PWR_INTERVAL 00 - 20ms 01 - 10ms 10 - 5ms 11 - 2.5ms		USDHC_PWR_DELAY 0 - 5ms 1 - 2.5ms	USDHC_PWR_POLARITY 0 - Low 1 - High	USDHC_OVRD_PAD_SETTING_UP1	EMMC_FAST_BT_ACK 0 - Boot Ack Disabled 1 - Boot Ack Enabled	
0x4A0[31:16]	0x4A0[23:16]	Reserved							
0x4B0[15:0]	0x4B0[7:0]	Reserved			NAND_GPMI_DDR_DLL_VAL (GPMI Read DDR DLL Target Value) 0000 - 7 0001 - 1 0111 - 0 1111 - 15			USB_SS_ENABLE	NAND_CS_NUM (Nand Number Of Devices) 00 - 1 01 - 2 10 - 4 11 - Reserved
0x4B0[31:16]	0x4B0[23:16]	Reserved	FlexSPI NAND Busy Bit Offset Override			FlexSPI NAND CS Interval 00-100ns 01-200ns 10-400ns 11-500ns		FlexSPI NAND Column Address Width 00-12 01-13 10-14 11-15	

Full Line Address	Physical Address	7	6	5	4	3	2	1	0
0x470[15:0]	0x470[15:8]	BOOT_MODE_FUSES BootRom will retrieve boot mode from these fuses instead of BOOT_MODE pins if * BOOT_MODE_PINS=0x0 or * BT_FUSE_SEL blown				OVERRIDE_USDHC_BT_SEL 0 - Do not override 1 - Override	OVERRIDE_USDHC_BT_SEL_VAL 00 - uSDHC1 SD 01 - uSDHC1 eMMC 10 - uSDHC2 eMMC 11 - uSDHC3 SD	OVERRIDE_NAND_PG_PER_BLK 0 - Do not override 1 - Override	
0x480[15:0]	0x480[15:8]	BT_LPB (Core/DDR/Bus) '00'/'01' - LPB Disable '10' - Div by 2 '11' - Div by 4	BT_LPB_POLARITY (GPIO polarity)	ICACHE_DIS L1-Cache DISABLE	TZASC_EN	WDG_EN '0' - Disabled '1' - Enabled	BT_FREQ_SEL (ARM/DDR) 0 - 800 / 800 MHz 1 - 400 / 400 MHz	DCACHE_DIS Disable L1 and L2 D-Cache	
0x480[31:16]	0x480[31:24]	ECSPI_PORT_SEL 000 - eCSPI1 001 - eCSPI2 010 - eCSPI3	ECSPI_ADDR_SEL 0 - 3-bytes (24-bit) 1 - 2-bytes (16-bit)	ECSPI_CS_SEL(SPI only) 00 - CS#0 (default) 01 - CS#1 10 - CS#2 11 - CS#3	RECOVER_ECSPI_BOOT_EN '0' - Disabled '1' - Enabled		DCACHE_BYPASS_DIS		
0x490[15:0]	0x490[15:8]	USDHC_DLL_SEL 0 - DLL Slave Mode for 1 - DLL Override Mode	SDMMC_DLL_DLY[6:0] Delay target for USDHC DLL, it is applied to slave mode target delay or override mode target delay depends on DLL Override fuse bit value.						
0x490[31:16]	0x490[31:24]	USDHC_OVRD_PAD_SETTING_LOW8[7:0]							
0x4A0[15:0]	0x4A0[15:8]	BT_TOGGLE_MODE	NAND_FCB_SEARH_COUNT 00 - 2 01 - 2 10 - 4 11 - 8	NAND_TG_PREAMBLE_RD_LATENCY (Toggle Mode 33MHz Preamble Delay, Read Latency) '000' - 16 GPMICLK cycles. '001' - 1 GPMICLK cycles. '010' - 2 GPMICLK cycles. '011' - 3 GPMICLK cycles. '100' - 4 GPMICLK cycles. '101' - 5 GPMICLK cycles. '110' - 6 GPMICLK cycles. '111' - 7 GPMICLK cycles. '1111' - 15 GPMICLK cycles.				NAND_RST_TIME	
0x4A0[31:16]	0x4A0[31:24]	NAND_OVERRIDE_PAD_SETTING[7:0]							
0x4B0[15:0]	0x4B0[15:8]	NAND_READ_RETRY_SEQ_ID[3:0] 0000 - don't use read retry(RR) sequence embedded in ROM 0001 - Micron 20nm RR sequence 0010 - Toshiba A19nm RR sequence 0011 - Toshiba 19nm RR sequence 0100 - SanDisk 19nm RR sequence 0101 - SanDisk 19nmRR sequence 0110 - Hynix 20nm A Die RR sequence 0111 - Hynix 26nm RR sequence 1000 - Hynix 20nm B Die RR sequence 1001 - Hynix 20nm C Die RR sequence Others - Reserved				NAND_ROW_ADDR_BYTES 00 - 3 01 - 2 10 - 4 11 - 5	Reserved	Reserved	
0x4B0[31:16]	0x4B0[31:24]	RNG_TRIM[7:0]							


i.MX8M Plus Boot Mode

BOOT_MODE3	BOOT_MODE2	BOOT_MODE1	BOOT_MODE0	Boot Modes
0	0	0	0	Boot From Internal Fuses
0	0	0	1	USB Serial Download
0	0	1	0	USDHC3 (eMMC boot only, SD3 8-bit) Default
0	0	1	1	USDHC2 (SD boot only, SD2)
0	1	0	0	NAND 8-bit single device 256 page
0	1	0	1	NAND 8-bit single device 512 page
0	1	1	0	QSPI 3B Read
0	1	1	1	QSPI Hyperflash 3.3V
1	0	0	0	ecSPI Boot
1	0	0	1	Reserved
1	0	1	0	FLEXSPI Serial NAND 2k page
1	0	1	1	FLEXSPI Serial NAND 4k page
1	1	0	0	Reserved
1	1	0	1	Reserved
1	1	1	0	Reserved
1	1	1	1	Reserved



Manufacturing Test




BOOT_MODE1	BOOT_MODE0	Boot Modes
1	0	USDHC3 (eMMC boot only, SD3 8-bit)
0	1	USB Serial Download

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78756-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification:		CP:	ECO: X PUBL:
Designer: Frank Liu	Drawing Title:	8MPLUSLPD4-CPU	
Drawn by: Frank Liu	Page Title:	BOOT_CFG	
Approved: <Approver>	Size A3	Document Number SCH-46368 PDF: SPF-46368	Rev A3
Date: Wednesday, November 18, 2020 Sheet 10 of 12			



SYS PMIC



GND Testpoints



Backup PWR Supply




i.MX8M Plus LPDDR4 EVK Power Sequence and Operating Range

SEQ	PWR/Signal	REG	MIN	TYP	MAX	Max Current(mA)
1	NVCC_SNV5_1V8	LDO1	1.71	1.8	1.95	10
2	32K_INTERNAL	RTC_CLK	--	--	--	--
3	VDD_SOC	BUCK1/3	0.805/0.9	0.85/0.95	0.9/1.0	6000
4	VDD_ARM	BUCK2	0.805/0.9/0.95	0.85/0.95/1.0	0.9/1.0/1.05	3000
5	VDDA_1V8	LDO3	1.71	1.8	1.89	300
6	VDD_1V8/NVCC_XXX	BUCK5	1.65	1.8	1.95	2000
7	NVCC_DRAM_1V1	BUCK6	1.045	1.1	1.155	2000
8	VDD_3V3/NVCC_XXX	BUCK4	3	3.3	3.6	3000
8	VSD_3V3	MUXSW	3	3.3	3.6	400
9	NVCC_SD2	LDO5	3.0/1.65	3.3/1.8	3.6/1.95	150
10	POR_B	POR_B	--	--	--	--



		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8550	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: Frank Liu		Drawing Title: 8MPLUSLPD4-CPU	
Drawn by: Frank Liu		Page Title: PMIC	
Approved: <Approver>		Size C	Document Number SCH-46368 PDF: SPF-46368
Date: Wednesday, November 18, 2020		Sheet 11 of 12	Rev A3

B2B Connector for CPU Board


Header





Header



Header



Header



NXP		Microcontroller Product Group	
6501 William Cannon Drive West		Austin, TX 78755-8550	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: Frank Liu		Drawing Title: 8MPLUSLPD4-CPU	
Drawn by: Frank Liu		Page Title: SOM Interface	
Approved: <Approver>		Size C Document Number SCH-46368 PDF: SPF-46368 Rev A3	
Date: Wednesday, November 18, 2020		Sheet 12 of 12	