


C290PCle-RDB

Page	Description
1	SCHEMATIC PAGE LISTING
2	SYSTEM BLOCK DIAGRAM
3	C293 DDR3/DDR3L MEMORY INTERFACE
4	DDR3/DDR3L MEMORY CHIP 1
5	DDR3/DDR3L MEMORY CHIP 2
6	DDR3/DDR3L MEMORY ECC CHIP
7	C293 IFC INTERFACE
8	NOR FLASH and NAND FLASH MEMORY
9	C293 SERDES and TSEC 1&2 INTERFACE
10	PCI EXPRESS X4 INTERFACE
11	10/100/1000 ETHERNET PHY (PORT 1)
12	10/100/1000 ETHERNET MAGNETICS and RJ45 CONNECTOR (PORT 1)
13	10/100/1000 ETHERNET PHY (PORT 2)
14	10/100/1000 ETHERNET MAGNETICS and RJ45 CONNECTOR (PORT 2)
15	C293 MISC
16	DUART INTERFACE
17	I2C&SPI DEVICE, RESET and WATCHDOG
18	C293 POWER-ON STRAPPINGS
19	C293 POWER SUPPLY
20	C293 POWER SUPPLY (cont.)
21	C293 GROUND
22	CPLD
23	SYSTEM CLOCK GENERATORS
24	C293 CORE POWER CONVERTOR
25	SYSTEM POWER CONVERTORS
26	SYSTEM POWER INPUT
27	SYSTEM POWER ON SEQUENCING
28	MECHANICALs

Version Control		
Version	Date	Modifications
V0.1	2012/09	First release of Schematics
V0.2	2012/10	update C293 symbol, change GE phy to VSC8641, add I2C boot EEPROM
V0.3	2012/10	update POR strappings
V0.4	2012/10	1. Change DDR3 to 3 x16 chips. 2. Add FBANK_SEL2 to NOR Flash, change NOR Flash MPN to S29GL512P11TF10. 3. Add pull-up resistor to P1010 of NAND Flash. 4. Add pull-up resistor to TSEC1_GTX_CLK for cfg_60x in P1010 interposer. 5. Correct net name errors of "GE2_CMODEx". 6. Remove UART1 signals and RJ45 connector. 7. Change POR-ON strappings with connect to switches and CPLD. 8. Connect MGN signal to CPLD and switch to change VCORE voltage. 9. Change heatsink to S06QZZ0B. Page 4-6 Page 8 Page 8 Page 8 Page 13 Page 15/16 Page 18/22 Page 24 Page 28
V0.5	2012/11	1. Swap DDR3 data bus order for layout. 2. Change switch pull-up pull-down resistors to same side. 3. Add sw_cfg_rom_loc[0:3] from switch to CPLD. Page 4/5/6 Page 18 Page 18/22
V0.6	2012/11	1. Swap CPLD pins for layout. 2. Reduce power decoupling caps of C293. Page 22 Page 20
V0.7	2012/11	1. Generate SOC MVREF use voltage divider. 2. Delete 4.7pF cap on DDR3 clock pair. 3. Delete optional pull down resistor for TMP_DETECT_B. Page 3 Page 3 Page 15
V0.8	2012/11	1. Add a 0603 cap to 1V0_CB. 2. Add several caps acrossing plane splits. Page 20 Page 28
V0.9	2012/12	1. Add a 1000pF cap between ZL_VSEN_P and ZL_VSEN_N. 2. Change U34 to SOT23-5 footprint and connect NC pin to GND. Page 24 Page 25
V1.0	2013/02	update BOM
V1.1	2013/02	1. Change NAND Flash R/B to CPLD, then CPLD to C293 R/B0 and R/B1. 2. Add a 0.01uF cap to PEX_RST_N. 3. Change panel LED to single color. Page 7/8/22 Page 10 Page 22
V2.0	2013/08	Add 6pin ATX 6pin power connector, remove PTC and common mode chock Page 25
V2.1	2013/10	Add notes for serdes power and nand flash stuff R248, R275, R299,
V3.0	2013/12	Add 1.0V LDO for SVDD


Title			
<Title>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 1	of 28

SYSTEM BLOCK DIAGRAM




Title <Title>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 2 of	28

C293 DDR3/DDR3L MEMORY INTERFACE




Title			
<Title>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 3 of	28

DDR3/DDR3L MEMORY CHIP 1




Title			
<Title>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 4 of	28

DDR3/DDR3L MEMORY CHIP 2




Title			
<Title>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 5 of	28

1	2	3	4	5
---	---	---	---	---


5

C293 IFC INTERFACE




Title <Title>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 7 of 28	

NOR FLASH and NAND FLASH MEMORY




Title <Title>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 8 of	28

C293 SERDES and TSEC 1&2 INTERFACE





Title <Title>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 9 of 28	

PCI EXPRESS X4 INTERFACE




Title			
<Title>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 10 of	28

10/100/1000 ETHERNET PHY (PORT 1)






Title <Title>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 11 of 28	

1	2	3	4	5
---	---	---	---	---




Title			
<Title>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 12 of	28

10/100/1000 ETHERNET PHY (PORT 2)






Title <Title>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 13 of 28	

1	2	3	4	5
---	---	---	---	---




1	2	3	4	5
---	---	---	---	---

C293 MISC




Title <Title>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 15 of	28

DUART INTERFACE




For RS232 ESD protection, place close to RJ45 connector




Title <Title>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 16 of	28

I2C&SPI DEVICE, RESET and WATCHDOG


THERM DEVICE




SPI EEPROM




RESET



WATCHDOG




BOOT EEPROM




Title <Title>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 17 of	28

C293 POWER-ON STRAPPINGS





C293 POWER SUPPLY





Title <Title>				
Size B	Document Number <Doc>	Design Engineer <i>MICETEK</i>	Rev A	
Date:	Tuesday, January 07, 2014	Sheet	19 of	28



C293 POWER SUPPLY (cont.)



CONNECT VDD_CA TO GND IN C291
Replace 0402 caps to 0ohm resistors in C291




CONNECT VDD_CB TO GND IN C291 AND C292
Replace 0402 caps to 0ohm resistors in C291 and C292




Title <Title>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 20 of 28	

C293 GROUND





Title			
<Title>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 21 of 28	

CPLD




Title			
<Title>			
Size	Document Number	Design Engineer	Rev
B	<Doc>	MICETEK	A
Date:	Tuesday, January 07, 2014	Sheet 22	of 28

SYSTEM CLOCK GENERATORS



Title <Title>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 23 of	28

C293 CORE POWER CONVERTOR




ZL6105 PINSTRAP CONFIGURATION

SA(0:1) - I2CADDR: 0x21
CFG0 - Config: Single Phase
CFG1 - Config: Master Clock
CFG2 - Config: 90 deg phase shift
V(0:1) - VoutNom: 0.85V
UVLO - UNDERVOLT: 9.9V
FC0 - Single Auto Comp Not Stored
FC1 - 50% Auto Comp Gain
ILIM - 37.5mV/DCR for 40A
SS - SoftStart: 5ms ramp 5ms delay
FSW - Switching Freq. 615 KHZ
Shutdown if IOU >= 45A
Inductor DCR current sensing method.
If the 50-ohm output load is populated, it will draw static current of 20 MA @ 1.0V to 22MA @ 1.1V
SGND and PGND/GND grounds are tied together at the low side of the FET Source pins.


Title <Title>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 24 of 28	

SYSTEM POWER INPUT




Title <div style="text-align: center;"><Title></div>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 25 of 28	

SYSTEM POWER CONVERTORS



Title <Title>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 26 of 28	


SYSTEM POWER ON SEQUENCING





Title <Title>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 27 of 28	

MECHANICALs


Fiducial Marks





Mouting Holes



Across plane splits caps



Layer Detail



Title <Title>			
Size B	Document Number <Doc>	Design Engineer MICETEK	Rev A
Date:	Tuesday, January 07, 2014	Sheet 28 of	28