


Table of Contents

1	Title
2	Block Diagram
3	MKW40Z MCU
4	OpenSDA INTERFACE
5	I/O Headers and Power Supply

Revisions & Change Log

Rev	Description	Date	Approved
X1	Initial Draft	05/9/14	A. QUIROZ
X2	DCDC Jumper Sets FXOS8700CQ Accel RF Balun matching	05/19/14	A. QUIROZ
	BOM Optimization, Adding TP for Testing	05/23/14	A. QUIROZ
A	Prototype Release	07/08/14	A. QUIROZ
B	Update BOM, SPI Flash Memory	11/18/14	A. QUIROZ
B3	Update RF BOM, Adding DCDC capacitor	04/06/15	A. QUIROZ
C	Update headers and PokaYokes	8/05/15	A. QUIROZ
C1	Power supply updates, added headers	10/09/15	

FREEDOM KW40Z BLE/Zigbee

		Wireless Connectivity Operation 6501 William Cannon Drive West Austin, TX 78735-8588	
<small>This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.</small>			
Designer: A. QUIROZ		Drawing Title: FRDM-KW40Z	
Drawn by: A. QUIROZ		Page Title: TITLE PAGE	
Approved: L. KELVIN		Size C	Document Number SCH-28379 PDF: SPF-28379
Date: Friday, October 09, 2015		Sheet 1 of 5	Rev C1

- Unless Otherwise Specified:
 All resistors are in ohms, 5%, 1/8 Watt
 All capacitors are in uF, 20%, 50V
 All voltages are DC
 All polarized capacitors are aluminum electrolytic
- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- Device type number is for reference only. The number varies with the manufacturer.
- Special signal usage:
 _B Denotes - Active-Low Signal
 <> or [] Denotes - Vectored Signals
- Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

