






REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
A	- Chng R19 to 4.12ohm; sht 3. - Chng JS10 to R80 4.12ohm; sht 3. - Add hdr & shunt at JP3; sht 3. - Add JS28, JS29, JS30; sht 2.	04/20/2015	
A1	- Chng C8 to 2.2uF; sht 3.	05/06/2015	
B	- Chng U2 to PESP3V3L5UY; sht 2. - Add C66 - C72 decoupling, sht 1	06/18/2017	





LPC5411x VDD voltage select JP9  
VDD = 3.3V; 2 - 3 (default)  
VDD = 1.8V; 1 - 2

CONTRACT NO.		LINK2 LPC43xx		
APPROVALS	DATE	<b>NXP Semiconductors</b> 411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/		
DRAWN	d.consiglio			6/18/2017
CHECKED				
ISSUED				
	06/18/17	SIZE	FSCM NO.	
		DWG. NO.	LPCX5411x QFP64	
		SCALE	SHEET 1 OF 06	


REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



Link LPC4322 Boot mode  
DFU USB0 = B3:0 = 0101




CONTRACT NO.		Link2 LPC43xx Peripheral	
APPROVALS	DATE	NXP Semiconductors	
DRAWN d.consiglio	6/18/2017	411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
CHECKED		SIZE/FSCM NO.	DWG. NO.
ISSUED	06/18/17	D	LPCX5411x QFP64
		SCALE	SHEET 2 OF 06




LPC5411x Current measurement				ADC111S021 12bit ADC
LPC5411x				ADC input 1-lsb 800uV
Vsense (1) voltage 1-lsb	JP3 open LPC5411x Current 1-lsb	JP3 shunted LPC5411x Current 1-lsb	maximum current	
32uV	3.88uA	7.77uA	16mA	

(1) Vsense voltage is between U16 RS+ to RS-. Total Rvsense = R19 + (JS10 || JP3).



JP3 Setting		
VDD LPC5411x (volts)	JP3	Total Rvsense (ohms)
3.3V	open	8.24
1.8V	shunted	4.12




Bridge INTR-ISP1 direction  
 DIR3 = 0 Link2 <- LPC5411x  
 DIR3 = 1 Link2 -> LPC5411x


CONTRACT NO.		LPC5411x current measurement; Link2 SPI isolation transceiver	
APPROVALS	DATE	NXP Semiconductors	
DRAWN	6/18/2017	411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
CHECKED		SIZE	FSCM NO.
ISSUED	06/18/17	D	LPCX5411x QFP64 B
		SCALE	SHEET 3 OF 06

REVISIONS		DATE	APPROVED
REV	DESCRIPTION		

### ISP0 Bootload Enable




### ISP1 Bootload Enable








Boot Modes	ISP0 (P0.31)	ISP1 (P0.4)	VBUS (P1.6)
I2C/SPI boot	0	0	X
UART boot	0	1	0
USB MSC boot	0	1	1
FLASH boot	1	X	X


### RESET





### RGB LED



### WAKEUP




SHT	Pin	Signal	Chip Pin
SHT 2, 5, 6	1	nRESET_ULP	64
SHT 2	2	TO_MUX_P0_0-ISP_RX	31
SHT 2, 5	3	P0_1-ISP_TX	32
SHT 6	4	P0_2-GPIO_SPI_CS	36
SHT 6	5	P0_3-GPIO_SPI_CS	37
SHT 6	6	BRIDGE_T_INTR-ISP1	38
SHT 3, 5	7	P0_5-FC6_RXD_SDA_MOSI_DATA	39
SHT 6	8	P0_6-FC6_TXD_SCL_MISO_FRAME	40
SHT 6	9	P0_7-FC6_SCK	41
SHT 6	10	P0_8-FC2_RXD_SDA_MOSI	43
SHT 6	11	P0_9-FC2_TXD_SCL_MISO	44
SHT 6	12	P0_10-FC2_SCK-CT32B3_MAT0	45
SHT 6	13	P0_10-FC2_SCK-CT32B3_MAT0	46
SHT 3, 5	14	BRIDGE_T_SCK	47
SHT 3, 5	15	BRIDGE_T_MOSI	48
SHT 3, 5	16	BRIDGE_T_MISO	49
SHT 3, 5, 6	17	BRIDGE_T_SSEL-SPIFI_IO3	50
SHT 2, 6	18	TDO-SWO_TRGT-SPIFI_IO2	52
SHT 2, 6	19	TCK-SWDCLK_TRGT-SPIFI_IO1	53
SHT 2, 6	20	IF_TMS_SWDIO-SPIFI_IO0	54
SHT 2, 6	21	P0_18-FC5_TXD_SCL_MISO	58
SHT 5, 6	22	P0_19-FC5_SCK-SPIFI_Csn	59
SHT 5, 6	23	P0_20-FC5_RXD_SDA_MOSI	60
SHT 5, 6	24	P0_21-CLKOUT-SPIFI_CLK	61
SHT 5, 6	25	P0_22-BRIDGE_GPIO	63
SHT 5	26	BRIDGE_SCL	1
SHT 1, 5	27	BRIDGE_SDA-WAKEUP	2
SHT 1, 5	28	P0_25-FC4_SCLX	3
SHT 5, 6	29	P0_26-FC4_SDAX	4
SHT 5, 6	30	USB_DP	5
SHT 3	31	USB_DM	6
SHT 3	32	P0_29-CT32B0_MAT3-RED	11
SHT 6	33	P0_30-ADC1	12
SHT 2, 5, 6	34	P0_31-PDM0_CLK-ISP0_EN	13





CONTRACT NO.		Target LPC5411x LQFP64	
APPROVALS	DATE	NXP Semiconductors	
DRAWN d.consiglio	6/18/2017	411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
CHECKED		SIZE FSCM NO.	DWG. NO. LPCX5411x QFP64
ISSUED	06/18/17	SCALE	REV B
		SHEET 4 OF 06	

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

LPC5411x AP control port  
(AP must drive open-drain)





SPI / I2C bridge header (Pmod compatible)




NXP A700x / A71x secure MCU

operating range:  
1.62 - 1.98V; 2.4 - 3.6V




CONTRACT NO.		Pmod / FTDI / SecElem / SPI Flash	
APPROVALS	DATE	<b>NXP Semiconductors</b> 411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
DRAWN	6/18/2017		
CHECKED			
ISSUED	06/18/17		
SIZE	FSCM NO.	DWG. NO.	REV
D		LPCX5411x QFP64	B
SCALE		SHEET	5 OF 06

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



**Board solder jumpers**  
Digital function by default



CONTRACT NO.		Arduino Interface	
APPROVALS	DATE	<b>NXP Semiconductors</b> 411 E. Plumeria Dr San Jose, CA 95134 www.standardics.nxp.com/microcontrollers/	
DRAWN	6/18/2017		
CHECKED			
ISSUED	06/18/17	SIZE	D
		FSCM NO.	
		DWG. NO.	LPCX5411x QFP64
		REV	B
		SCALE	SHEET 6 OF 06