



NXP Table of Contents	
1	INDEX PAGE
2	PCI SLOT 1 & 2
3	PCI SLOT 3 & 4
4	POWER SUPPLIES-2
5	POWER SUPPLIES-1
6	ETHERNET
7	CPLD
8	BOOT-SBF-BDM
9	ATA
10	FLASH
11	SERIAL
12	CLOCKING
13	SDRAM
14	FPGA
15	PROBES
16	AUDIO-USB
17	USB-BDM INTERFACE

Revisions			
Rev	Description	Date	Approved
X1	Original Draft	11/08/06	J.W.
X2	Fixed Flash1, serial port interfaces, etc.	07/03/07	M.N.





		Transportation & Standard Products Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
Designer: M.Norman & J.Smith	Drawing Title: M54455EVB		
Drawn by: DEVTECH CAD - RO	Page Title: TITLE PAGE		
Approved: JOHN WEIL	Size C	Document Number PDF: SPF-22131 SOURCE: SCH-22131	Rev B
Date: Tuesday, July 03, 2007		Sheet 1 of 17	


PCI SLOT #0






Cut-Trace Options - Slot 0
By default, PCI_REQ0 and PCI_GNT0 routed directly to PCI slot 0.
To route through FPGA, cut trace between 1 and 2 on CT1 and solder 1 to 3. Then, cut trace between 1 and 2 on CT2 and solder 1 to 3. Repeat this process for CT3 and CT4.



PCI SLOT #1





Cut-Trace Options - Slot 1
By default, PCI_REQ1 and PCI_GNT1 routed directly to PCI Slot 1 from U1.
To route through FPGA, cut trace between 1 and 2 on CT5 and solder 1 to 3. Then, cut trace between 1 and 2 on CT6 and solder 1 to 3.



The ATX power supply provides +/- 12V power to the connectors. This header can be used to monitor the supply.

- PCI Notes:
1. CF_PCI_GNTn and CF_PCI_REQn signals connect to the FPGA. PCI_GNTn and PCI_REQn signals are connected from the FPGA to the PCI slots.
 2. PCI Slot #0 uses PCI_REQ0 and PCI_GNT0
PCI Slot #1 uses PCI_REQ1 and PCI_GNT1
PCI Slot #2 uses PCI_REQ2 and PCI_GNT2
PCI Slot #3 uses PCI_REQ3 and PCI_GNT3
 3. MCF5445x IDSEL connected to PCI_AD16
PCI Slot #0 IDSEL connected to PCI_AD17
PCI Slot #1 IDSEL connected to PCI_AD18
PCI Slot #2 IDSEL connected to PCI_AD19
PCI Slot #3 IDSEL connected to PCI_AD20
 4. The FPGA gathers interrupts from the PCI slots.
 5. JTAG is unusable on PCI connectors





freescale
semiconductor

Drawing Title: **M54455EVB**

Page Title: **PCI SLOT #0 AND #1**

Size C	Document Number 870012704-100	Rev B
--------	-------------------------------	-------






Date: Tuesday, July 03, 2007 Sheet 2 of 17



- PCI Notes:
1. CF_PCI_GNTn and CF_PCI_REQn signals connect to the FPGA. PCI_GNTn and PCI_REQn signals are connected from the FPGA to the PCI slots.
 2. PCI Slot #0 uses PCI_REQ0 and PCI_GNT0
PCI Slot #1 uses PCI_REQ1 and PCI_GNT1
PCI Slot #2 uses PCI_REQ2 and PCI_GNT2
PCI Slot #3 uses PCI_REQ3 and PCI_GNT3
 3. MCP5445x IDSEL connected to PCI_AD16
PCI Slot #0 IDSEL connected to PCI_AD17
PCI Slot #1 IDSEL connected to PCI_AD18
PCI Slot #2 IDSEL connected to PCI_AD19
PCI Slot #3 IDSEL connected to PCI_AD20
 4. The FPGA gathers interrupts from the PCI slots.
 5. JTAG is unusable on PCI connectors







Cut-Trace Options - Slot 2
By default, PCI_REQ2 and PCI_GNT2 routed directly to PCI Slot 2 from U1.
To route through FPGA, cut trace between 1 and 2 on CT7 and solder 1 to 3. Then, cut trace between 1 and 2 on CT8 and solder 1 to 3.



Cut-Trace Options - Slot 3
By default, PCI_REQ3 and PCI_GNT3 routed directly to PCI Slot 3 from U1.
To route through FPGA, cut trace between 1 and 2 on CT9 and solder 1 to 3. Then, cut trace between 1 and 2 on CT10 and solder 1 to 3.










Drawing Title: M54455EVb			
Page Title: PCI SLOTS #2 & #3			
Size C	Document Number	870012704-100	Rev B
Date: Tuesday, July 03, 2007	Sheet 3	of 17	

Power Indicators






Note: All power rails ending in "P" are dedicated MCF5445x supplies. The header and 0 ohm resistor facilitate current measurement on these supplies.



		Drawing Title:	
		M54455EVB	
Page Title:		POWER SUPPLIES 1	
		Size C	Document Number
Date:	Tuesday, July 03, 2007	Sheet	5 of 17



Both ports of the Ethernet PHY are placed into RMII mode. The MII management channel is connected to the FEC0 MDC/MDIO interface only (e.g. all MII management communications must go through FEC0). The default PHY addresses of 0x0 (FEC0) and 0x1 (FEC1) are used.

Ethernet Channel 1

LED1 indicates a LINK and blinks for activity.








LED2 indicates Speed (10/100 Mbps) and Collision (when in 10 Mbps mode). LED2 is GREEN for 100Mbps mode, OFF for 10Mbps, and blinking ORANGE for Collisions.

Ethernet Channel 0

LED1 indicates a LINK and blinks for activity.

LED2 indicates Speed (10/100 Mbps) and Collision (when in 10 Mbps mode). LED2 is GREEN for 100Mbps mode, OFF for 10Mbps, and blinking ORANGE for Collisions.





Drawing Title: M54455EVB			
Page Title: ETHERNET			
Size C	Document Number	DP83849-100	Rev B
Date: Tuesday, July 03, 2007	Sheet 6	of 17	







Resistors populated appropriately to indicate current board revision.

Drawing Title: M54455EVB	
Page Title: CPLD	
Size C	Document Number 870012704-100
Date: Tuesday, July 03, 2007	Rev B
Sheet 7	of 17






SERIAL BOOT FLASH









The CPLD_MODE[2] setting determines which flash device gets which chip-select (FB_CS0 or FB_CS1). The device connected to FB_CS0 is the boot device.





Drawing Title: M54455EVB	
Page Title: SERIAL	
Size C	Document Number 870012704-100
Date: Tuesday, July 03, 2007	Sheet 11 of 17



PCI CLOCK BUFFER



		Drawing Title:	M54455EVB
		Page Title:	CLOCKING
Size C	Document Number	870012704-100	Rev B
Date:	Tuesday, July 03, 2007	Sheet	12 of 17




DDR2 Parallel Termination - place near DDR2 devices





Place series termination resistors as close to U1 as possible











DDR2 SDRAMs







SDRAM_ODTn signals are controlled by the CPLD and are for test purposes only. The MCF5445x does not provide control signals for DDR2 on-die termination. Discrete parallel terminators are used in this design.















		Drawing Title:	
		M54455EVB	
Size C		Page Title:	
		SDRAM	
Date: Tuesday, July 03, 2007		Document Number:	Rev B
		870012704-100	
		Sheet 13	of 17




These spare test points should be placed in a row. Preferably 0.1 inch spacing.




Drawing Title:		M54455EVB	
Page Title:		FPGA	
Size C	Document Number	870012704-100	Rev B
Date:	Tuesday, July 03, 2007	Sheet 14	of 17



		Drawing Title:	
		M54455EVB	
Size C		Page Title:	
		PROBES	
Document Number	870012704-100	Rev	B
Date:	Tuesday, July 03, 2007	Sheet	15 of 17



AUDIO



USB

Layout Notes:
 * The required 33 ohm series termination resistors should be placed as closely to the USB_DEV_DMNS and USB_DEV_DPLS outputs as possible.
 * Route D- and D+ signals on the top or bottom layer of the board keeping them as short as possible with a minimum amount of vias and corners.
 * Use 45deg turns instead of 90deg turns.
 * The trace width and spacing of the D- and D+ signals should be such that the differential impedance is 90 Ohms.
 * Maintain the parallelism (skew matching) between D- and D+. These traces should be the same overall length.

freescale
 semiconductor

Drawing Title: **M54455EVB**

Page Title: **AUDIO AND USB**

Size C	Document Number	870012704-100	Rev B
Date: Tuesday, July 03, 2007	Sheet	16	of 17

P&E Microcomputer Systems
 USB ColdFire Multilink BDM Interface

- CF_RESET << BDM_RESET
- CF_TEA << FB_TA
- CF_DSO >> DSO
- CF_FREEZE << TCLK_PSTCLK
- CF_DSCLK << DSCLK
- CF_BKPT << BKPT
- PST0 << PSTDDATA0
- PST1 << PSTDDATA1
- PST2 << PSTDDATA2
- PST3 << PSTDDATA3
- CF_DSI << DSI
- EXTERNAL_DSI << EXTERNAL_DSI