



2	PCI SLOT 1 & 2
3	PCI SLOT 3 & 4
4	POWER SUPPLIES-2
5	POWER SUPPLIES-1
6	ETHERNET
7	CPLD
8	BOOT-SBF-BDM
9	ATA
10	FLASH
11	SERIAL
12	CLOCKING
13	SDRAM
14	FPGA
15	PROBES
16	AUDIO-USB
17	USB-BDM INTERFACE

Revisions			
Rev	Description	Date	Approved
X1	Original Draft	11/08/06	J.W.
X2	Fixed Flash1, serial port interfaces, etc.	07/03/07	M.N.





		<b>Transportation &amp; Standard Products Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
Designer: M.Norman & J.Smith	Drawing Title: <b>M54455EVB</b>		
Drawn by: DEVTECH CAD - RO	Page Title: <b>TITLE PAGE</b>		
Approved: JOHN WEIL	Size C	Document Number PDF: SPF-22131 SOURCE: SCH-22131	Rev C
Date: Monday, November 05, 2007		Sheet 1 of 17	


### PCI SLOT #0




Cut-Trace Options - Slot 0  
By default, PCI\_REQ0 and PCI\_GNT0 routed directly to PCI slot 0.  
To route through FPGA, cut trace between 1 and 2 on CT1 and solder 1 to 3. Then, cut trace between 1 and 2 on CT2 and solder 1 to 3. Repeat this process for CT3 and CT4.






- PCI Notes:**
- CF\_PCI\_GNTn and CF\_PCI\_REQn signals connect to the FPGA. PCI\_GNTn and PCI\_REQn signals are connected from the FPGA to the PCI slots.
  - PCI Slot #0 uses PCI\_REQ0 and PCI\_GNT0  
PCI Slot #1 uses PCI\_REQ1 and PCI\_GNT1  
PCI Slot #2 uses PCI\_REQ2 and PCI\_GNT2  
PCI Slot #3 uses PCI\_REQ3 and PCI\_GNT3
  - MCP5445x IDSEL connected to PCI\_AD16  
PCI Slot #0 IDSEL connected to PCI\_AD17  
PCI Slot #1 IDSEL connected to PCI\_AD18  
PCI Slot #2 IDSEL connected to PCI\_AD19  
PCI Slot #3 IDSEL connected to PCI\_AD20
  - The FPGA gathers interrupts from the PCI slots.
  - JTAG is unusable on PCI connectors



### PCI SLOT #1



Cut-Trace Options - Slot 1  
By default, PCI\_REQ1 and PCI\_GNT1 routed directly to PCI Slot 1 from U1.  
To route through FPGA, cut trace between 1 and 2 on CT5 and solder 1 to 3. Then, cut trace between 1 and 2 on CT6 and solder 1 to 3.




**freescale** semiconductor

Drawing Title: **M54455EVB**


Page Title: **PCI SLOT #0 AND #1**

Size C	Document Number	870012704-100	Rev C
Date:	Monday, November 05, 2007	Sheet 2 of 17	








- PCI Notes:**
1. CF\_PCI\_GNTn and CF\_PCI\_REQn signals connect to the FPGA. PCI\_GNTn and PCI\_REQn signals are connected from the FPGA to the PCI slots.
  2. PCI Slot #0 uses PCI\_REQ0 and PCI\_GNT0  
PCI Slot #1 uses PCI\_REQ1 and PCI\_GNT1  
PCI Slot #2 uses PCI\_REQ2 and PCI\_GNT2  
PCI Slot #3 uses PCI\_REQ3 and PCI\_GNT3
  3. MCP5445x IDSEL connected to PCI\_AD16  
PCI Slot #0 IDSEL connected to PCI\_AD17  
PCI Slot #1 IDSEL connected to PCI\_AD18  
PCI Slot #2 IDSEL connected to PCI\_AD19  
PCI Slot #3 IDSEL connected to PCI\_AD20
  4. The FPGA gathers interrupts from the PCI slots.
  5. JTAG is unusable on PCI connectors

**Cut-Trace Options - Slot 2**  
By default, PCI\_REQ2 and PCI\_GNT2 routed directly to PCI Slot 2 from U1.  
To route through FPGA, cut trace between 1 and 2 on CT7 and solder 1 to 3. Then, cut trace between 1 and 2 on CT8 and solder 1 to 3.






**Cut-Trace Options - Slot 3**  
By default, PCI\_REQ3 and PCI\_GNT3 routed directly to PCI Slot 3 from U1.  
To route through FPGA, cut trace between 1 and 2 on CT9 and solder 1 to 3. Then, cut trace between 1 and 2 on CT10 and solder 1 to 3.







Drawing Title: <b>M54455EVB</b>	
Page Title: <b>PCI SLOTS #2 &amp; #3</b>	
Size C	Document Number 870012704-100
Date: Monday, November 05, 2007	Sheet 3 of 17

Power Indicators











U11		POWER	
N7	GND1	VDDE1	D13
N8	GND2	VDDE2	D19
N9	GND3	VDDE3	J7
P9	GND4	VDDE4	G8
N10	GND5	VDDE5	G11
P10	GND6	VDDE6	G14
P11	GND7	VDDE7	G16
P12	GND8	VDDE8	J16
P13	GND9	VDDE9	L7
P14	GND10	VDDE10	L16
N11	GND11	VDDE11	P7
N12	GND12	VDDE12	N16
N13	GND13	VDDE13	R16
N14	GND14	VDDE14	T8
P16	GND15	VDDE15	T12
K7	GND16	VDDE16	T14
K9	GND17	VDDE16	T16
K10	GND18	VDDE17	
K11	GND19		
K12	GND20		
K13	GND21	SDVDD1	F19
K14	GND22	SDVDD2	H19
K16	GND23	SDVDD3	K19
L9	GND24	SDVDD4	M19
L10	GND25	SDVDD5	R19
L11	GND26	SDVDD6	U19
L12	GND27		
L13	GND28		
L14	GND29	CVDD1	F4
M7	GND30	CVDD2	D6
M9	GND31	CVDD3	D8
M10	GND32	CVDD4	D14
M11	GND33	CVDD5	H4
M12	GND34	CVDD6	N4
M13	GND35	CVDD7	R4
M14	GND36	CVDD8	W4
M16	GND37	CVDD9	W7
T7	GND38	CVDD10	W8
T9	GND39	CVDD11	W12
T10	GND40	CVDD12	W16
T11	GND41	CVDD13	W19
T13	GND42		
T15	GND43		
AB1	GND44		
AB22	GND45		
H16	GND46		
H7	GND47		
B14	GND48		
J9	GND49		
J10	GND50		
J11	GND51		
J12	GND52		
J13	GND53		
J14	GND54		
A1	GND55	NC1	B13
A22	GND56	NC2	B15
G7	GND57	NC3	C15
G9	GND58	NC4	C16
G10	GND59	NC5	Y21
G12	GND60	NC6	AA9
G13	GND61	NC7	AA20
G15	GND62		





Note: All power rails ending in "P" are dedicated MCF5445x supplies. The header and 0 ohm resistor facilitate current measurement on these supplies.





**Ethernet Channel 1**

LED1 indicates a LINK and blinks for activity.


LED2 indicates Speed (10/100 Mbps) and Collision (when in 10 Mbps mode). LED2 is GREEN for 100Mbps mode, OFF for 10Mbps, and blinking ORANGE for Collisions.









**Ethernet Channel 0**

LED1 indicates a LINK and blinks for activity.

LED2 indicates Speed (10/100 Mbps) and Collision (when in 10 Mbps mode). LED2 is GREEN for 100Mbps mode, OFF for 10Mbps, and blinking ORANGE for Collisions.





Both ports of the Ethernet PHY are placed into RMII mode. The MII management channel is connected to the FEC0 MDC/MDIO interface only (e.g. all MII management communications must go through FEC0). The default PHY addresses of 0x0 (FEC0) and 0x1 (FEC1) are used.








Drawing Title: <b>M54455EVB</b>		
Page Title: <b>CPLD</b>		
Size C	Document Number 870012704-100	Rev C
Date: Monday, November 05, 2007	Sheet 7	of 17

SERIAL BOOT FLASH
















The CPLD\_MODE[2] setting determines which flash device gets which chip-select (FB\_CS0 or FB\_CS1). The device connected to FB\_CS0 is the boot device.





		Drawing Title:	<b>M54455EVB</b>
		Page Title:	<b>SERIAL</b>
Size C	Document Number	870012704-100	Rev C
Date:	Monday, November 05, 2007	Sheet 11	of 17





PCI CLOCK BUFFER

Drawing Title:		<b>M54455EVB</b>	
Page Title:		<b>CLOCKING</b>	
Size C	Document Number	870012704-100	Rev C
Date:	Monday, November 05, 2007	Sheet 12	of 17


DDR2 Parallel Termination - place near DDR2 devices





Place series termination resistors as close to U1 as possible











DDR2 SDRAMs







SDRAM\_ODTn signals are controlled by the CPLD and are for test purposes only. The MCF5445x does not provide control signals for DDR2 on-die termination. Discrete parallel terminators are used in this design.















Drawing Title: M54455EVB	
Page Title: SDRAM	
Size C	Document Number 870012704-100
Date: Monday, November 05, 2007	Sheet 13 of 17





These spare test points should be placed in a row. Preferably 0.1 inch spacing.



Drawing Title:		<b>M54455EVB</b>	
Page Title:		<b>FPGA</b>	
Size C	Document Number	870012704-100	Rev C
Date:	Monday, November 05, 2007	Sheet 14	of 17



		Drawing Title:	<b>M54455EVB</b>
		Page Title:	<b>PROBES</b>
Size C	Document Number	870012704-100	Rev C
Date:	Monday, November 05, 2007	Sheet	15 of 17



Layout Notes:

- \* The required 33 ohm series termination resistors should be placed as closely to the USB\_DEV\_DMNS and USB\_DEV\_DPLS outputs as possible.
- \* Route D- and D+ signals on the top or bottom layer of the board keeping them as short as possible with a minimum amount of vias and corners.
- \* Use 45deg turns instead of 90deg turns.
- \* The trace width and spacing of the D- and D+ signals should be such that the differential impedance is 90 Ohms.
- \* Maintain the parallelism (skew matching) between D- and D+. These traces should be the same overall length.

R1004 and R1005 should be placed as close to U928 as possible.

Drawing Title: <b>M54455EVB</b>	
Page Title: <b>AUDIO AND USB</b>	
Size C	Document Number 870012704-100
Date: Monday, November 05, 2007	Rev C
Sheet 16	of 17



P&E Microcomputer Systems  
USB ColdFire Multilink BDM Interface

