


MAC57D5-208DC DAUGHTERCARD

INDEX

MCU IO connections	Sheet 2
MCU IO, CLK and Reset	Sheet 3
MCU Power	Sheet 4
SDR DRAM Memory	Sheet 5
Quad SPI Memory	Sheet 6
IO Multiplexing	Sheet 7
External Connector	Sheet 8

		Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
Designer: Joseph Martinez		Drawing Title: MAC57D5-208DC	
Drawn by: Joseph Martinez		Page Title: TITLE and NOTES	
Approved: Jesus Sanchez	Size B	Document Number SCH-28805 PDF: SPF-28805	Rev A
Date: Monday, May 11, 2015		Sheet 1 of 8	

Page	Signal	Pin	Function
pag(7,8)	VOUT0_C0	29	PA0/GPIO0/VOUT0_C0/LCD_F4/EIRQ6
pag(7,8)	VOUT0_C2	30	PA1/GPIO1/VOUT0_C2/LCD_F5
pag(7,8)	VOUT0_C1	31	PA2/GPIO2/VOUT0_D1/LCD_F6
pag(7,8)	VOUT0_D2	32	PA3/GPIO3/VOUT0_D1/LCD_F7
pag(7,8)	VOUT0_C3	33	PA4/GPIO4/VOUT0_D0/VOUT0_C3/FTM2_CH0/SGM_PWM0/EN_ERR
pag(7,8)	VOUT0_C4	34	PA5/VOUT0_D2/FTM2_CH1/SDA_1/DSPI0_CS0/DSPI1_CS2/DSPI2_CS3/LCD_F9/VOUT0_C5
pag(7,8)	VOUT0_D5	35	PA6/GPIO6/VOUT0_D3/FTM3_CH1/SCL_0/DSPI1_CS1/DSPI2_CS5/LCD_F9/VOUT0_C5
pag(7,8)	VOUT0_D4	36	PA7/GPIO7/VOUT0_D4/FTM3_CH2/LCD_F10
pag(7,8)	VOUT0_D6	37	PA8/GPIO8/VOUT0_D5/FTM3_CH3/LCD_F11
pag(7,8)	VOUT0_D7	38	PA9/GPIO9/VOUT0_D6/FTM3_CH4/LCD_F12
pag(7,8)	VOUT0_D8	39	PA10/GPIO10/VOUT0_D7/FTM3_CH5/LCD_F13
pag(7,8)	VOUT0_D9	40	PA11/GPIO11/VOUT0_D8/FTM3_CH6/SDA_0/ACOMP_OUT_0/DSPI1_CS2/DSPI2_CS6/LCD_F14/VOUT0_C4/WKPUP3
pag(7,8)	VOUT0_D10	41	PA12/GPIO12/VOUT0_D9/FTM3_CH7/SCL_0/ACOMP_OUT_1/DSPI1_CS1/DSPI2_CS7/LCD_F15/VOUT0_C5/WKPUP4
pag(7,8)	VOUT0_D11	42	PA13/GPIO13/VOUT0_D10/FTM3_CH8/VOUT0_C6/FTM2_CH1/LIN1_TX/DSPI2_CS8/LCD_F16/VOUT0_C6/EN/ROT/WKPUP5/LIN1_RX/DSPI2_SIN
pag(7,8)	VOUT0_D12	43	PA14/GPIO14/VOUT0_D11/FTM2_CH1/LIN1_TX/DSPI2_SOUT/LCD_F17/VOUT0_C7/WKPUP6/DSPI0_SIN/DSPI1_SIN
pag(7,8)	VOUT0_D12	44	PA15/GPIO15/VOUT0_D12/FTM2_CH2/LCD_F18/WKPUP7
pag(7,8)	VOUT0_D13	45	PB0/GPIO16/VOUT0_D13/FTM2_CH3/LCD_F19/WKPUP8
pag(7,8)	VOUT0_D14	46	PB1/GPIO17/VOUT0_D14/FTM2_CH4/LCD_F20
pag(7,8)	VOUT0_D15	47	PB2/GPIO18/VOUT0_D15/FTM2_CH5/LCD_F21
pag(7,8)	VOUT0_D16	48	PB3/GPIO19/VOUT0_D16/FTM2_CH6/DSPI0_SOUT/DSPI1_SOUT/LCD_F22/VOUT0_C6/EIRO8/LIN1_RX/DSPI2_SIN
pag(7,8)	VOUT0_D17	49	PB4/GPIO20/VOUT0_D17/FTM2_CH7/LIN1_TX/DSPI2_SOUT/LCD_F23/VOUT0_C7/DSPI0_SIN/DSPI1_SIN
pag(7,8)	VOUT0_D18	50	PB5/GPIO21/VOUT0_D18/FTM1_CH0/SDA_1/DSPI0_CS0/DSPI1_CS3/DSPI2_CS1/LCD_F24/VOUT0_C8
pag(7,8)	VOUT0_D19	51	PB6/GPIO22/VOUT0_D19/FTM1_CH1/SCL_1/DSPI0_CS0/DSPI1_CS2/DSPI2_CS5/LCD_F25/VOUT0_C9
pag(7,8)	VOUT0_D20	52	PB7/GPIO23/VOUT0_D20/FTM1_CH2/LCD_F26
pag(7,8)	VOUT0_D21	53	PB8/GPIO24/VOUT0_D21/FTM1_CH3/LCD_F27
pag(7,8)	VOUT0_D22	54	PB9/GPIO25/VOUT0_D22/FTM1_CH4/LCD_F28
pag(7,8)	VOUT0_D23	55	PB10/GPIO26/VOUT0_D23/FTM1_CH5/LCD_F29
pag(7,8)	VOUT0_D24	56	PB11/GPIO27/VOUT0_D24/FTM1_CH6/SDA_1/DSPI0_CS0/DSPI1_CS4/DSPI2_CS6/LCD_F30/VOUT0_C8
pag(7,8)	VOUT0_D25	57	PB12/GPIO28/VOUT0_D25/FTM1_CH7/SCL_1/DSPI0_CS0/DSPI1_CS5/DSPI2_CS7/LCD_F31/VOUT0_C9

Page	Signal	Pin	Function
pag(7)	PC0	94	PC0/GPIO32/MC1P/SSD2_3/FTM1_CH7/TRACEDATA4
pag(7)	PC1	95	PC1/GPIO33/MC2/ISSD2_2/FTM1_CH8/TRACEDATA5
pag(7)	PC2	96	PC2/GPIO34/MC3P/SSD2_1/FTM1_CH9/TRACEDATA6
pag(7)	PC3	97	PC3/GPIO35/MC3/SSD2_0/FTM1_CH0/TRACEDATA7
pag(7)	PC5	98	PC4/GPIO36/MC3P/SSD3_3/FTM2_CH7/TRACEDATA8
pag(7)	PC6	99	PC5/GPIO37/MC3/SSD3_2/FTM2_CH8/TRACEDATA9
pag(7)	PC7	100	PC6/GPIO38/MC3P/SSD3_1/FTM2_CH1/TRACEDATA10
pag(7)	PC8	101	PC7/GPIO39/MC3/SSD3_0/FTM2_CH0/TRACEDATA11
pag(7)	PC9	102	PC8/GPIO40/MC3P/SSD4_3/FTM3_CH7/TRACEDATA12
pag(7)	PC10	103	PC9/GPIO41/MC4/ISSD4_2/FTM3_CH8/TRACEDATA13
pag(7)	PC11	104	PC10/GPIO42/MC4/ISSD4_1/FTM3_CH9/TRACEDATA14
pag(7)	PC12	105	PC11/GPIO43/MC4/ISSD4_0/FTM3_CH0/TRACEDATA15
pag(8)	SGM_MCLK	79	PC12/GPIO44/MC3P/SSD5_3/SGM_MCLK/FTM0_CH7/EIRQ15
pag(8)	SGM_FS	80	PC13/GPIO45/MC3P/SSD5_2/SGM_FS/FTM0_CH8/EIRQ14
pag(8)	SGM_PWM0A	81	PC14/GPIO46/MC3P/SSD5_1/SGM_PWM0A/FTM0_CH8
pag(8)	SGM_PWM0	82	PC15/GPIO47/MC3/SSD5_0/SGM_PWM0/FTM0_CH4


Page	Signal	Pin	Function
104	PD0	103	PD0/GPIO48/MC1P/SSD0_3/FTM0_CH7/TRACECTL
105	PD1	102	PD1/GPIO49/MC1M/SSD0_2/FTM0_CH8/TRACECLK
106	MOCOP	101	PD2/GPIO50/MCOP/SSD0_1/FTM0_CH8
107	MOCOP	100	PD3/GPIO51/MC0M/SSD0_0/FTM0_CH4/EIRO16
108	MOCOP	99	PD4/MC0M2M/IC1M/SSD1_3/FTM0_CH3/TRACEDATA0
109	PDS	98	PD5/GPIO52/MC1M/SSD1_2/FTM0_CH2/TRACEDATA1
110	PDS	97	PD6/GPIO54/MCOP/SSD1_1/FTM0_CH1/TRACEDATA2
111	PDS	96	PD7/GPIO55/MCOP/SSD1_0/FTM0_CH0/TRACEDATA3
105	FE0/GPIO48/AN0	105	ADC_POT pag(8)
106	FE1/GPIO49/AN1	106	TT1_ADD1 pag(8)
107	FE2/GPIO50/AN2	107	TT1_ADD2 pag(8)
108	FE3/GPIO51/AN3	108	TT1_ADD3 pag(8)
109	FE4/GPIO52/AN4	109	TT1_ADD4 pag(8)
110	FE5/GPIO53/AN5	110	PES pag(8)
111	FE6/GPIO54/AN6	111	EXT_REG pag(8)
112	FE7/GPIO55/AN7	112	PE10 pag(8)
113	FE8/GPIO56/AN8	113	PE11 pag(8)
114	FE9/GPIO57/AN9	114	PE12 pag(8)
115	FE10/GPIO58/AN10	115	PE13 pag(8)
116	FE11/GPIO59/AN11	116	PE14 pag(8)
117	FE12/GPIO60/AN12	117	PE15 pag(8)
118	FE13/GPIO61/AN13	118	PE16 pag(8)
119	FE14/GPIO62/AN14	119	PE17 pag(8)
120	FE15/GPIO63/AN15	120	PE18 pag(8)
121	FE16/GPIO64/AN16	121	PE19 pag(8)
122	FE17/GPIO65/AN17	122	SPI_CS0 pag(8)
123	FE18/GPIO66/AN18	123	SPI_SCK pag(8)
124	FE19/GPIO67/AN19	124	SPI_SIN pag(8)
125	FE20/GPIO68/AN20	125	SPI_SOUT pag(8)

FAC57D54HAVLT

Page	Signal	Pin	Function
pag(7)	PG0	143	PG0/GPIO96/ENET_MDIO/FTM0_CH4/QSPI_A_DATA0/VOUT0_C4/VIU_D0/VIU_D10
pag(7)	PG1	144	PG1/GPIO97/ENET_MDIO/FTM0_CH5/QSPI_A_DATA1/VOUT0_C5/VIU_D11
pag(7)	PG2	145	PG2/GPIO98/FTM0_CH6/QSPI_A_DATA2/VOUT0_C6/ENET_RXD0/VIU_D2/VIU_D12
pag(7)	PG3	146	PG3/GPIO99/FTM1_CH0/QSPI_A_DATA3/VOUT0_C7/ENET_RXD1/VIU_D3/VIU_D13
pag(7)	PG4	147	PG4/GPIO100/FTM1_CH1/QSPI_A_DATA4/VOUT0_C8/ACOMP0_0/ENET_RXD2/VIU_D4/VIU_D14/EN_ERR
pag(7)	PG5	148	PG5/GPIO101/FTM1_CH2/QSPI_A_DATA5/VOUT0_C9/ENET_RXD3/VIU_D5/VIU_D15
pag(7)	PG6	149	PG6/GPIO102/FTM1_CH3/VOUT0_C10/EOUT1/ACOMP0_1/QSPI_A_DATA6/ENET_RXD4/VIU_D6/VIU_D16
pag(7)	PG7	150	PG7/GPIO103/FTM1_CH4/QSPI_B_DATA3/VOUT0_C11/ACOMP1_1/ENET_RXD5/VIU_D7/VIU_D17
pag(7)	PG8	151	PG8/GPIO104/ENET_TXD0/FTM2_CH0/QSPI_B_DATA0/MLB_DATA1/VIU_D8/VIU_D18
pag(7)	PG9	152	PG9/GPIO105/ENET_TXD1/FTM2_CH1/QSPI_B_DATA1/MLB_DATA2/VIU_D9/VIU_D19
pag(7)	PG10	153	PG10/GPIO106/ENET_TXD2/FTM2_CH2/QSPI_B_DATA2/MLB_DATA3/VIU_D10/VIU_D20
pag(7)	PG11	154	PG11/GPIO107/ENET_TXD3/FTM2_CH3/QSPI_B_DATA3/MLB_DATA4/VIU_D11/VIU_D21
pag(7)	PG12	155	PG12/GPIO108/ENET_TXD4/FTM2_CH4/QSPI_B_DATA4/MLB_DATA5/VIU_D12/VIU_D22
pag(7)	PG13	156	PG13/GPIO109/ENET_TXD5/FTM2_CH5/QSPI_B_DATA5/MLB_DATA6/VIU_D13/VIU_D23
pag(8)	QSPI0_A_DATA0	162	PH0/GPIO112/QSPI0_A_DATA0/DSPI0_CS2/DSPI4_CS2/CLKOUT_1/ACOMP0_3/WKPUP26
pag(8)	QSPI0_A_DATA1	163	PH1/GPIO113/QSPI0_A_DATA1/DSPI0_CS1/DSPI4_CS1/ACOMP1_3/ENROT2/WKPUP27
pag(8)	QSPI0_A_DATA2	164	PH2/GPIO114/QSPI0_A_DATA2/SDA_0/DSPI0_CS0/DSPI4_CS0/ACOMP0_4
pag(8)	QSPI0_A_DATA3	165	PH3/GPIO115/QSPI0_A_DATA3/SCL_0/DSPI0_SOUT/DSPI4_SOUT/ACOMP1_4
pag(8)	QSPI0_A_SCK	166	PH4/GPIO116/QSPI0_A_SCK/SDA_1/CLKOUT_0/DSPI0_SIN/DSPI4_SIN
pag(8)	QSPI0_A_CS1	167	PH5/GPIO117/QSPI0_A_CS1/SCL_1/DSPI0_SCK/DSPI4_SCK
pag(8)	QSPI0_B_DATA0	172	PH7/GPIO119/QSPI0_B_DATA3/QSPI_A_DATA7
pag(8)	QSPI0_B_DATA1	173	PH8/GPIO120/QSPI0_B_DATA4/QSPI_A_DATA8
pag(8)	QSPI0_B_DATA2	174	PH9/GPIO121/QSPI0_B_DATA5/QSPI_A_DATA9
pag(8)	QSPI0_B_DATA3	175	PH10/GPIO122/QSPI0_B_DATA6/QSPI0_A_DATA4
pag(8)	QSPI0_B_DATA4	176	PH11/GPIO123/QSPI0_B_DATA7/QSPI0_A_DATA5
pag(8)	QSPI0_B_CS1	178	PH12/GPIO124/QSPI0_B_CS1/ACOMP_OUT_1/ACOMP1_5/QSPI0_A_DQS
pag(9)	PJ0	177	PJ0/GPIO128/SDR_A3/DSIP4_CS2/FTM2_CH4/DSPI0_CS2/EIRO27/CAN0_RX/LIN0_RX/VIU_D0
pag(9)	PJ1	178	PJ1/GPIO129/SDR_A2/DSIP4_CS1/FTM2_CH5/CAN0_TX/LIN0_TX/DSPI0_CS1/VIU_D1
pag(9)	PJ2	179	PJ2/GPIO130/SDR_A1/DSIP4_CS0/FTM2_CH6/DSPI0_CS0/EIRO28/CAN1_RX/LIN1_RX/VIU_D2
pag(9)	PJ3	180	PJ3/GPIO131/SDR_A0/DSIP4_SOUT/FTM2_CH7/CAN1_TX/LIN1_TX/DSPI0_SOUT/VIU_D3
pag(9)	PJ4	181	PJ4/GPIO132/SDR_A1/FTM3_CH4/EIRO29/CAN2_RX/LIN2_RX/DSPI0_SIN/DSPI4_SIN/VIU_D4
pag(9)	PJ5	182	PJ5/GPIO133/SDR_B0/DSIP4_SCK/FTM3_CH5/CAN2_TX/LIN2_TX/DSPI0_SCK/VIU_D5
pag(9)	PJ6	183	PJ6/GPIO134/SDR_B0/SGM_PWM0/FTM3_CH6/VIU_D6
pag(9)	PJ7	184	PJ7/GPIO135/SDR_CS/SGM_PWM0A/FTM3_CH7/VIU_D7
pag(9)	PJ8	185	PJ8/GPIO136/SDR_CS/SGM_PWM0B/FTM3_CH8/VIU_D8
pag(9)	PJ9	186	PJ9/GPIO137/SDR_CS/SGM_MCLK/LIN0_TX/VIU_D9
pag(9)	PJ10	187	PJ10/GPIO138/SDR_WE/VOUT1_C1/FTM1_CH0/VOUT0_C4/VIU_HSVNC
pag(9)	PJ11	188	PJ11/GPIO139/SDR_D0M/VOUT1_C2/FTM1_CH1/VOUT0_C5/VIU_HSVNC
pag(9)	PJ12	189	PJ12/GPIO140/SDR_D07/VOUT1_D1/FTM1_CH2/VOUT0_C6/VIU_PCLK
pag(9)	PJ13	190	PJ13/GPIO141/SDR_D06/VOUT1_C3/FTM1_CH3/VOUT0_C7/VIU_FID
pag(9)	PJ14	191	PJ14/GPIO142/SDR_D05/VOUT1_C2/FTM1_CH4/VOUT0_C8/VIU_DE
pag(9)	PJ15	192	PJ15/GPIO143/SDR_D04/VOUT1_D2/SGM_PWM0/FTM1_CH5/VOUT0_C9

Page	Signal	Pin	Function
195	PK0	195	PK0/GPIO144/SDR_D03/VOUT1_D3/SGM_PWM0A/FTM1_CH6/VOUT0_C10
196	PK1	196	PK1/GPIO145/SDR_D02/VOUT1_D4/SGM_PWM0B/FTM1_CH7/VOUT0_C11
197	PK2	197	PK2/GPIO146/SDR_D01/VOUT1_D5/SGM_MCLK/FTM2_CH0/FTM1_PHA
198	PK3	201	PK3/GPIO147/SDR_D00/VOUT1_D6/FTM2_CH1/FTM1_PHB
199	PK4	202	PK4/GPIO148/SDR_D015/VOUT1_D7/FTM2_CH2/FTM3_PHA/EN_ERR
200	PK5	203	PK5/GPIO149/SDR_D014/VOUT1_D8/FTM2_CH3/EOUT0/FTM3_PHB
201	PK6	204	PK6/GPIO150/SDR_D013/VOUT1_D9/FTM2_CH4/EOUT1
202	PK7	205	PK7/GPIO151/SDR_D012/VOUT1_D10/FTM2_CH5/LCD_F32
203	PK8	206	PK8/GPIO152/SDR_D011/VOUT1_D11/FTM2_CH6/LCD_F33
204	PK9	207	PK9/GPIO153/SDR_D010/VOUT1_D12/FTM2_CH7/LCD_F34
205	PK10	208	PK10/GPIO154/SDR_D09/VOUT1_D13/LCD_F35
206	PK11	209	PK11/GPIO155/SDR_D08/VOUT1_D14/MLB_SIG/FTM1_CH0/LCD_F36/EIRO0/CAN2_RX/VIU_FID
207	PK12	210	PK12/SDR_D07/VOUT1_D15/MLB_DATA/CAN2_TX/FTM1_CH1/LCD_F37
208	PK13	211	PK13/GPIO156/SDR_D06/VOUT1_D16/FTM1_CH2/LCD_F38/EIRO1/CAN1_RX/MLB_CLK
209	PK14	212	PK14/GPIO158/SDR_D05/VOUT1_D17/DSPI0_CS3/CAN1_TX/FTM1_CH3/LCD_F39/VIU_FID
210	PK15	213	PK15/GPIO159/SDR_D04/VOUT1_D18/SGM_PWM0/FTM1_CH4/LCD_F40/DSPI0_SIN
8	PL0	8	PL0/GPIO160/SDR_A11/VOUT1_D19/DSPI0_SOUT/SGM_PWM0A/FTM1_CH5/LCD_B1
9	PL1	9	PL1/GPIO161/SDR_A10/VOUT1_D20/DSPI0_SOUT/SGM_PWM0B/FTM1_CH6/LCD_B2
10	PL2	10	PL2/GPIO162/SDR_A9/VOUT1_D21/DSPI0_CS0/SGM_MCLK/FTM1_CH7/LCD_B3
11	PL3	11	PL3/GPIO163/SDR_A8/VOUT1_D22/DSPI0_CS1/LCD_F4/EIRO27/FTM1_PHA/CAN2_RX/DSPI0_SIN
12	PL4	12	PL4/GPIO164/SDR_A7/VOUT1_D23/DSPI0_SOUT/CAN2_TX/DSPI0_CS2/LCD_F1/FTM1_PHB
13	PL5	13	PL5/GPIO165/SDR_A6/VOUT1_D24/DSPI0_SCK/LCD_F2/EIRO3/FTM3_PHA/CAN1_RX/LIN1_RX
14	PL6	14	PL6/GPIO166/SDR_A5/VOUT1_D25/DSPI0_CS3/LIN1_TX/CAN1_TX/LCD_F3/FTM3_PHB
15	PL7	15	PL7/GPIO167/SDR_A4/VOUT1_D26/DSPI0_CS4/LCD_B4/VIU_D20
16	PL8	16	PL8/GPIO168/SDR_A3/VOUT1_D27/DSPI0_CS5/LCD_B5/VIU_D21
17	PL9	17	PL9/GPIO169/SDR_A2/VOUT1_D28/DSPI0_CS6/LCD_B6/VIU_D22
18	PL10	18	PL10/GPIO170/SDR_A1/VOUT1_D29/DSPI0_CS7/LCD_B7/VIU_D23
19	PL11	19	PL11/GPIO171/FTM1_CH0/DSPI0_CS1/DSPI3_CS1/LCD_F0/FTM1_PHA/VIU_D15
20	PL12	20	PL12/FTM1_CH1/DSPI0_CS2/VOUT0_C3/VOUT0_C8/LCD_F1/FTM1_PHB/VIU_D14
21	PL13	21	PL13/GPIO173/FTM1_CH2/LCD_F2/EIRO4/FTM3_PHA/LIN2_RX/VIU_D17
22	PL14	22	PL14/GPIO174/FTM1_CH3/LIN2_TX/LCD_F3/EIRO5/FTM3_PHB/VIU_D12

FAC57D54HAVLT






ICAP Classification: FCP, FLUC, X, PUI

Drawing Title: **MAC57D5-208DC**

Page Title: **MCU IO**

Size C	Document Number SCH-28905 PDF: SPF-28905	Rev A
Date: Monday, May 11, 2015	Sheet 2 of 8	


MCU IO










- Clock Requirements**
1. FXOSC : 8- 40 MHz Crystal - Pierce Configuration
 2. SXOSC : 32KHz Crystal

		Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
Designer: Joseph Martinez		Drawing Title: MAC57D5-208DC	
Drawn by: Joseph Martinez		Page Title: MCU CLK XTAL	
Approved: Jesus Sanchez	Size C	Document Number SCH-28805 PDF: SPF-28805	Rev A
Date: Monday, May 11, 2015		Sheet 3 of 6	

POWER SUPPLY SECTION






DECAP (HALO)



Function	Voltage Range	Description
VDDI2	1.2V - 1.32V	Core Logic Low Voltage Supply
VSS	GND	Core Logic & HV Ground Supply
VDDDE_A	3.0V - 5.5V	I/O Segment A Voltage Supply
VDDDE_B	3.0V - 5.5V	I/O Segment B Voltage Supply
VDDDE_SDR	3.0V - 5.5V	I/O Segment C Voltage Supply
VDDDE_DDR	1.7V - 1.9V	DDR2 DRAM I/O Segment Voltage Supply
VDDOP9_DDR	0.85V - 0.95V	0.9V DDR2 Supply Voltage
VDDM_SMD	3.0V - 5.5V	Stepper Motor Drive Voltage Supply
VPP_TEST	0V - 5.5V	Flash Test Supply / Test Mode Input
VDDA_REF	3.0V - 5.5V	SAR ADC High Voltage Reference
VSSA_REF	0V	SAR ADC Low Voltage Reference
VSSEH_ADC	3.0V - 5.5V	SAR ADC I/O Segment Voltage Supply
VDDAH_ADC	GND	SAR ADC I/O Segment Ground
VDDA	3.0V - 5.5V	SAR ADC Voltage Supply
VSSA	GND	SAR ADC Ground Supply
VDD_LP_DEC	GND	VDD LV Decoupling Capacitor
VRC_CTRL	-	PMC Voltage Regulator Control Output

		Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
Designer: Joseph Martinez	Drawing Title: MAC57D5-208DC	ICAP Classification: FCP	FIUC: X PUB:
Drawn by: Joseph Martinez	Page Title: MCU PWR		
Approved: Jesus Sanchez	Size C	Document Number SCH-28805 PDF: SPF-28805	Rev A
Date: Monday, May 11, 2015		Sheet 4 of 8	


SDR INTERFACE



Note: All 51 Ohm Resistors will be placed near the MCU


	Microcontroller Solutions Group 6501 William Cannon Drive West Austin, TX 78735-8598			
	This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.			
Designer: Joseph Martinez	Drawing Title: MAC57D5-208DC	ICAP Classification: FQP	FLUC: X	PUB:
Drawn by: Joseph Martinez	Page Title: SDR			
Approved: Jesus Sanchez	Size: C	Document Number: SCH-28805 PDF: SPF-28805	Date: Monday, May 11, 2015	Rev: A
		Sheet: 5 of 8		

PORT C: SMC/TRACE




Place resistors as close as possible to the MCU pins

PORT D: SMC/TRACE




Place resistors as close as possible to the MCU pins

PORT G: ENET/VIU



Place resistors as close as possible to the MCU pins

PORT L: ENET/VIU



Place resistors as close as possible to the MCU pins

VOUT0 = VOUT1

