

# MAC57D5MB Customer Evaluation Board

## Table of Contents

Index	Page
Title & Notes	Page 1
Main input and Switching Voltage Regulators	Page 2
MCU Board Connectors	Page 3
User GPIO Pin Matrix	Page 4
Reset and external Clock	Page 5
JTAG - Cortex - ETM Interface	Page 6
CAN and LIN Interface	Page 7
User peripherals	Page 8
Ethernet	Page 9
Audio Interface	Page 10
TFT Display and BackLight Power Supply	Page 11
DVI Interface	Page 12
VIU Interface	Page 13

## Revision Information

Rev	Date	Designer	Comments
X1	11 Mar 2014	Jesus Sanchez	Start of capture, Working version
			1st release for internal review (Complete Board)
			Version sent to Pre Layout, incorporating fixes from review
			Post Layout (Back Annotated). Matches PCB RevA

## Notes:

- All components and board processes are to be ROHS compliant
- All small capacitors are 0402 unless otherwise stated
- All resistors are 0603 5% 0.1w unless otherwise stated. All zero ohm links are 0603
- All connectors and headers are denoted Px and are 2.54mm pitch unless otherwise stated
- All jumpers are denoted Jx. Jumpers are 2mm pitch
- Jumper default positions are shown in the schematics. For 3 way jumpers, default is always posn 1-2.
- 2 Pin jumpers generally have the "source" on pin 1.
- All switches are denoted SWx
- All test points (SMT wire loop style) are denoted TPx
- Test point Vias (just through hole pads) are denoted TPVx

Signals (ports) have not been routed via busses as this makes it harder to determine where each signal goes.

User notes are given throughout the schematics.

Specific PCB LAYOUT notes are detailed in *ITALICS*

## CAUTION:


This schematic is provided for reference purposes only. As such, Freescale does not make any warranty, implied or otherwise, as to the suitability of circuit design or component selection (type or value) used in these schematics for hardware design using the Freescale MAC57D5x family of Microprocessors. Customers using any part of these schematics as a basis for hardware design, do so at their own risk and Freescale does not assume any liability for such a hardware design.

3 Different test points used in design:

TPVx - Through Hole Pad small



TPHx - Through Hile Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

TPX - Surface Mount Wire Loop





		<b>Microcontroller Solutions Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
		This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.	
Designer: Jesus Sanchez - B42964		Drawing Title: <b>MAC57D5MB</b>	
Drawn by: Jesus Sanchez - B42964		Page Title: <b>TITLE and NOTES</b>	
Approved: Jesus Sanchez - B42964		Size: B	Document Number: SCH-28792 PDF: SPF-28792
Date: Tuesday, May 19, 2015		Sheet 1	of 12






# GPIO Pin Matrix

All pads are DNP (Do Not Populate) 0.1" pitch headers placed GPIO Pin Matrix on a 0.1" grid





**Layout Notes:**  
 Pads must be placed in a 13 x 5 matrix pattern, 2.54 mm pitch  
 - 13 wide (one column for each port EXCLUDING those with no available pads ie C, D, H, J)  
 - 5 tall (1 row for each port number from 0 to 4)  
 - GND pad at bottom of each column  
 - After production, pads should be through hole (not solder filled)  
 Buses are not used on ports as it makes it harder to see which pins are shared with other functions



Automotive Microcontroller Applications, MEXICO

# Reset and Clocks




Automotive Microcontroller  
Applications. MEXICO

ICAP Classification:	FCP: ___	FIUO: X	PUBI: ___
Drawing Title:			
<b>MAC57D5MB</b>			
Page Title:			
<b>Reset and Clocks</b>			
Size B	Document Number	SCH-28792 PDF: SPF-28792	Rev B


Date: Tuesday, May 19, 2015 Sheet 5 of 12

# Debug Connectors (JTAG, Cortex and ETM)


## ARM Standard (legacy) JTAG (20-pin)



## ARM Cortex (10-pin)



## ARM ETM - Mictor 38 Pin



1	NC	2	NC
3	NC	4	NC
5	GND	6	TRACECLK
7	PullDown	8	PullDown
9	nSRST	10	PullDown
11	TDO/SWV	12	Pullup (Vref)
13	RTCK	14	VSupply
15	TCKSWCLK	16	TRACE[7]
17	TMS/SWIO	18	TRACE[6]
19	TDI	20	TRACE[5]
21	nTRST	22	TRACE[4]
23	TRACE[15]	24	TRACE[3]
25	TRACE[14]	26	TRACE[2]
27	TRACE[13]	28	TRACE[1]
29	TRACE[12]	30	0
31	TRACE[11]	32	0
33	TRACE[10]	34	0
35	TRACE[9]	36	TRACECTL
37	TRACE[8]	38	TRACE[0]

**freescale** Automotive Microcontroller Applications. MEXICO

ICAP Classification: FCP: \_\_\_ FIUO: X PUBI: \_\_\_



Drawing Title: **MCA57D5MB**

Page Title: **Debug Connectors**


Size B	Document Number	SCH-28792 PDF: SPF-28792	Rev B
--------	-----------------	--------------------------	-------

Date: Tuesday, May 19, 2015 Sheet 6 of 12

### CAN0 Physical Interface Freescale High Speed CAN Transceiver



### LIN0 Physical Interface



All CAN and LIN signals are in power domain VDD\_HV\_A.


All interfaces will work at 3.3V or 5.0V (PER\_HVA jumper)




ICAP Classification:	FCP: _____	FIUO: X	PUBI: _____
Drawing Title:	<b>MAC57D5MB</b>		
Page Title:	<b>CAN &amp; LIN Interface</b>		
Size B	Document Number	SCH-28792 PDF: SPF-28792	Rev B
Date:	Thursday, May 21, 2015	Sheet 7	of 12

# User Peripherals



## ADC Input Pot and Test Point



## User LED's (Active Low)



## User Switches (Active High)



**freescale™**


ICAP Classification: FCP: \_\_\_ FIUO: X PUBI: \_\_\_  
 Drawing Title: **MAC57D5MB**  
 Page Title: **Peripherals**

Size B	Document Number SCH-28792 PDF: SPF-28792	Rev B
--------	--	-------

Date: Tuesday, May 19, 2015 Sheet 8 of 12



# Ethernet




All Ethernet Signals are in power domain VDD\_HV\_B


The Ethernet interface only supports 3.3V operation. All I/O signals must be 3.3V. If VDD\_HVA is set to 5V, Ethernet MCU pads must be left as tri-state with no pullups.

pag(3) ENET_TXD3	(ENET)	R165	33
pag(3) ENET_TXD2	(ENET)	R172	33
pag(3) ENET_TXD1	(ENET)	R178	33
pag(3) ENET_TXD0	(ENET)	R180	33
pag(3) ENET_TXEN	(ENET)	R186	33
pag(3) ENET_TXCLK	(ENET)	R192	33
pag(3) ENET_RX3	(ENET)	R208	33
pag(3) ENET_RX2	(ENET)	R207	33
pag(3) ENET_RX1	(ENET)	R206	33
pag(3) ENET_RX0	(ENET)	R205	33
pag(3) ENET_RXDV	(ENET)	R201	33
pag(3) ENET_RX_ER	(ENET)	R203	33
pag(3) ENET_COL	(ENET)	R204	33
pag(3) ENET_CRS	(ENET)	R202	33
pag(3) ENET_CRS	(ENET)	R209	33
pag(3) ENET_RXCLK	(ENET)	R209	33
pag(3) ENET_MDC	(ENET)	R176	33
pag(3) ENET_MDIO	(ENET)	R169	33

Series Termination Resistors: 50 Ohms as per TI spec. Place resistors as close to driving source as possible. Termination recommended for ALL MII signals




Reset Control:  
 - Reset from MCU Reset Out (will reset with MCU)  
 - Reset from GPIO. Allows MCU to reset PHY as well as hold PHY in reset while reset config data can be driven onto pins to change mode etc.




## Boot Configuration (using PHY internal Pulls)

- Auto Negotiation Enable (All speeds / duplex supported)  
(AN\_EN, AN0 and AN1 all Internal PullUp)
- Operating Mode (MII or RMII)  
(SNI\_Mode Internal PullDown, MII\_Mode control via jumper)
- LED Configuraiton (Model)  
(LED\_CFG Internal PullUp)
- MDIX Enable (Auto MDIX Enabled)  
(MDIX\_EN Internal PullUp)
- Physical Address (set to 0b00001)  
(PHYAD[0] Internal PullUp, PHYAD[1..4] Internal PullDown)




\*\* Layout Note - For RMII mode, remove resistor between PG1 and TXCLK and place between PG8 and PHY\_50MHz




ICAP Classification:	FCP: ___	FIUO: X	PUBI: ___
Drawing Title:			
<b>MAC57D5MB</b>			
Page Title:			
<b>Ethernet</b>			
Size B	Document Number	SCH-28792 PDF: SPF-28792	Rev B
Date:	Tuesday, May 19, 2015	Sheet	9 of 12

# Switching Power Supply TFT Display






## TFT Display INTERFACE [DCU 1]




# HDMI Interface

CEC interface to local system.  
 This is an I2C/I<sup>2</sup>S with a weak pull-up resistor. This ball or pin typically connects to the local CPU.  
 The CEC\_D output can be disabled with programming to allow the internal CEC logic to handle the CEC\_A signal.




Use solid power and ground planes for 100% impedance control and minimum power noise.




NOTE: The Si9022ACNU can be replaced by the Si9023ACNU. The difference is the Security Feature.

# VIU Interface



**SDA/CSL**

*POKA-YOKE: Place both jumpers with the same orientation and provide same airgap between their terminals in a square fashion.*



**freescale™** automotive Microcontroller applications. MEXICO

ICAP Classification: FCP: \_\_\_ FIUO: X PUBI: \_\_\_

Drawing Title: **MAC57D5MB**

Page Title: **VIU Interface**

Size B | Document Number SCH-28792 PDF: SPF-28792 | Rev B

Date: Tuesday, May 19, 2015 | Sheet 12 of 12