

Page 2: LPC55S69 Powering and USB

Page 3: LPC55S69 IO Ports

Page 4: Debug interface

Page 5: UART Interface to Target

UL = UnLoaded = normally not mounted component.

Default jumper settings are indicated in the schematic.
However, always check jumper positions on actual boards
since there is no guarantee that all jumpers are in default place.



© Embedded Artists AB


TITLE: MCU-Link Base rev PA6


Document Number:

Date: 2020-05-05 10:58:46

Sheet: 1/5

LPC55S69 MCU Powering and USB





(C) Embedded Artists AB

TITLE: MCU-Link Base rev PA6

Document Number:


Date: 2020-05-05 10:58:46 Sheet: 2/5

LPC55S69 IO Ports

U1C
LPC55S69JBD64


| | | | |
|---------|----|-------------------------|---------------------------------|
| PIO0_0 | 36 | DBGIF_TCK_SWCLK | GPO (push-pull) |
| PIO0_1 | 2 | DBGIF_TDI | GPO (push-pull) |
| PIO0_2 | 52 | DBGIF_TMS_SWDIO | GPIO (push-pull) |
| PIO0_3 | 53 | DBGIF_TDO_SWO | GPI, FC3-UART-RXD |
| PIO0_4 | 55 | | |
| PIO0_5 | 56 | PIO0_5-ISP_EN-LED1_CTRL | ISP_EN and GPO (push-pull) |
| PIO0_6 | 57 | | |
| PIO0_7 | 17 | | |
| PIO0_8 | 37 | | |
| PIO0_9 | | | |
| PIO0_10 | 13 | PIO0_10-SWO | |
| PIO0_11 | 6 | PIO0_11-SWDCLK | |
| PIO0_12 | 5 | PIO0_12-SWDIO | |
| PIO0_13 | 46 | DBGIF_RESET_TXEN | GPO (push-pull) |
| PIO0_14 | 47 | DBGIF_ISP_CTRL | GPO (push-pull) |
| PIO0_15 | 7 | | |
| PIO0_16 | 3 | | |
| PIO0_17 | | | |
| PIO0_18 | 38 | HW_VER_6 | GPI (pull-up needed) |
| PIO0_19 | 58 | DBGIF_RESET | GPIO (push-pull) |
| PIO0_20 | 48 | | |
| PIO0_21 | 49 | | |
| PIO0_22 | 50 | DBGIF_DETECT | GPI (pull-up needed) |
| PIO0_23 | 12 | | |
| PIO0_24 | 45 | FC0_TARGET_RXD | FC0-UART-TXD (VCOM, target RXD) |
| PIO0_25 | 51 | FC0_TARGET_TXD | FC0-UART-RXD (VCOM, target TXD) |
| PIO0_26 | 40 | | |
| PIO0_27 | 18 | HW_VER_7 | GPI (pull-up needed) |
| PIO0_28 | 44 | DBGIF_TMS_SWDIO_TXEN | GPO (push-pull) |
| PIO0_29 | 59 | | |
| PIO0_30 | 60 | | |
| PIO0_31 | 15 | DBGIF_VREF | AIN |

U1D
LPC55S69JBD64




Only mounted during development

SWD interface




Enable ISP mode




Open: Boot from internal FLASH
Closed: Enable ISP mode (USB or UART)

Feature set supported



LED: SWD activity



(C) Embedded Artists AB

TITLE: MCU-Link Base rev PA6


Document Number:

Date: 2020-05-05 10:58:46


Sheet: 3/5

Support Vtarget 1.2-5.5V

Debug Interface



Cortex Debug (SWD/JTAG) interface



Tracking of reference voltage



(C) Embedded Artists AB


TITLE: MCU-Link Base rev PA6

Document Number:

Date: 2020-05-05 10:58:46

Sheet: 4/5

UART Interface to Target



(C) Embedded Artists AB

TITLE: MCU-Link Base rev PA6

Document Number:

Date: 2020-05-05 10:58:46

Sheet: 5/5