



1 - TITLE PAGE

TABLE OF CONTENTS	
PAGE	DESCRIPTION
1	TITLE PAGE
2	DDR SDRAM
3	NOR & NAND FLASH
4	ETHERNET PHY & RS-232
5	MC9S08QG8 PROCESSOR
6	ColdFire ^(R) MCF5329 PROCESSOR
7	POWER SUPPLY
8	KEYPAD & ZIGBEE INTERFACES
9	USB
10	LCD INTERFACE

COLOR LEGEND

NOTE:
NOTES IN GREEN TEXT ARE GENERAL
DESIGN OR SCHEMATIC NOTES

LAYOUT NOTE:
NOTES IN VIOLET TEXT ARE PCB LAYOUT
RECOMMENDATIONS OR GUIDLINES


NOTES IN BLACK TEXT INDICATE A
PARTICULAR FUNCTIONALITY OF A
SPECIFIC PART OF THE SCHEMATIC
FOR CLARIFICATION OF THE
FUNCTIONALITY.

NOTE: DNA IS AN ABBREVIATION FOR "DO NOT ASSEMBLE", WHICH APPLIES TO COMPONENTS THAT ARE NOT MEANT TO BE POPULATED ON THE BOARD.




THIRD ANGLE PROJECTION FEATURES AND DIMENSIONS NOT SHOWN SHALL BE VERIFIED IN THE DATABASE. DRAWING SHOULD NOT BE SCALED	 © 2005 ALL RIGHTS RESERVED		PROPRIETARY USE PURSUANT TO COMPANY INSTRUCTIONS	
	DRAWING TITLE: 5329 / QG8 REFERENCE DESIGN			
	PROJECT NAME: FREESCALE POS TERMINAL			
ENGR: J. P. KELL	SIZE B	DATE 5-15-06	DRAWING NO. 117E04	REV P4
DRAWN: M. J. KIDD		SCALE: NO SCALE	SHEET 1 OF 10	




2 - DDR SDRAM




		PROPRIETARY USE PURSUANT TO COMPANY INSTRUCTIONS	
© 2005 ALL RIGHTS RESERVED			
SIZE B	DATE 5-15-06	DRAWING NO. 117E04	REV P4
SCALE: NO SCALE		SHEET 2 OF 10	



DATA BUS LEVEL SHIFT




3 - NOR & NAND FLASH



ADDRESS BUS LEVEL SHIFT

		PROPRIETARY USE PURSUANT TO COMPANY INSTRUCTIONS	
© 2005 ALL RIGHTS RESERVED			
SIZE B	DATE 5-15-06	DRAWING NO. 117E04	REV P4
SCALE: NO SCALE		SHEET 3 OF 10	


4 - ETHERNET PHY & RS-232 PORT



Indesign		PROPRIETARY USE PURSUANT TO COMPANY INSTRUCTIONS	
© 2005 ALL RIGHTS RESERVED			
SIZE B	DATE 5-15-06	DRAWING NO. 117E04	REV P4
SCALE: NO SCALE		SHEET 4 OF 10	




5 - MC9S08QG8 PROCESSOR



NOTE: LED PORT ASSIGNMENTS
PTA1 = GREEN STATUS LED ON FRONT PANEL (ACTIVE LOW)
PTA2 = RED COMM. STATE LED ON FRONT PANEL (ACTIVE LOW)
PTA3 = RED HEARTBEAT LED ON BOARD (ACTIVE LOW)


PWM LOW PASS FILTER & POWER AMPLIFIER

 © 2005 ALL RIGHTS RESERVED		PROPRIETARY USE PURSUANT TO COMPANY INSTRUCTIONS	
SIZE B	DATE 5-15-06	DRAWING NO. 117E04	REV P4
SCALE: NO SCALE		SHEET 5 OF 10	



7 - POWER SUPPLIES


CONNECTOR TO PANEL SWITCH



DC INPUT VOLTAGE
12 VDC +/- 5% @ 2A

NOTE: Power connector is center tap positive, and input is 12 VDC. Please show this in the silkscreen.


Note: Place GND Test Points in four corners of board and add Silkscreen Labels.



Also add Silkscreen Labels for 12V, 5V, 3.3V, 2.5V, & 1.5V Test Points.


5V USB SUPPLY

Note: Please follow layout and grounding guidelines in the LM2734 datasheet.




3.3V CPU & LOGIC SUPPLY

Note: Please follow layout and grounding guidelines in the LM2670S datasheet.




2.5V DDR SDRAM SUPPLY

Note: For heatsinking, connect LM2937ES tab to approx. 1 sq. in. of copper plane.



1.5V CORE SUPPLY


Note: For heatsinking, connect LM3981ES tab to approx. 1 sq. in. of copper plane.



Indesign		PROPRIETARY USE PURSUANT TO COMPANY INSTRUCTIONS	
SIZE B	DATE 5-15-06	DRAWING NO. 117E04	REV P4
SCALE: NO SCALE		SHEET 7 OF 10	




8 - KEYPAD & ZIGBEE INTERFACES



NOTE: The processor scans the rows and reads the columns. When not scanning, the processor should hold the rows low, if Keypad Interrupt is being used.

TO GRAYHILL 88JB2
4 ROW x 5 COLUMN KEYPAD


KEYPAD INTERRUPT




TO FREESCALE MC13192U
ZIGBEE TRANSCEIVER MODULE

Indesign		PROPRIETARY USE PURSUANT TO COMPANY INSTRUCTIONS	
© 2005 ALL RIGHTS RESERVED			
SIZE B	DATE 5-15-06	DRAWING NO. 117E04	REV P4
SCALE: NO SCALE		SHEET 8 OF 10	

USB PORT POWER SWITCH




NOTE: Keep 33.2 ohm resistors and 47 pF caps close to processor USB pins.




9 - USB HOST INTERFACES

**BARCODE
SCANNER PORT
(EXTERNALLY
ACCESSIBLE)**




**MAG CARD /
SMART CARD PORT
(INTERNALLY
ACCESSIBLE)**



NOTE: The USB differential pairs USB1_M, USB1_P, & USB2_M, USB2_P need to be routed such that they have a differential impedance of 90 ohms.


Please route the USB pairs on the top signal layer with a solid ground plane underneath.



POWER & PWM BRIGHTNESS
CONTROL FOR ERG 8mA23003
BACKLIGHT INVERTER

NOTE: The "C" Jumper needs to be removed
from the ERG 8mA23003 Board, to enable the
Backlight PWM Control.

PWM LEVEL SHIFT



INTERFACE TO
SHARP LQ084S3DG01
8.4" TFT SVGA LCD

 © 2005 ALL RIGHTS RESERVED		PROPRIETARY USE PURSUANT TO COMPANY INSTRUCTIONS	
SIZE B	DATE 5-15-06	DRAWING NO. 117E04	REV P4
SCALE: NO SCALE		SHEET 10 OF 10	