

S32K116EVB-Q048

CUSTOMER EVB

Table of Contents	
01	TITLE AND NOTES
02	Notes and Block Diagram
03	S32K148 MCU
04	OPEN SDA
05	Power Supply/SWD
06	I/Os HEADERS

Revisions				
Rev	Description	Designer	Date	Approved
X1	Prototype	J.Sanchez		TBD
A		J.Sanchez		
B	Initial Release	J.Sanchez		

CAUTION :

This schematic is provided for reference purposes only. As such, NXP does not make any warranty, implied or otherwise, as to the suitability of circuit design or component selection (type or value) used in these schematics for hardware design using the NXP S32K family of Microprocessors. Customers using any part of these schematics as a basis for hardware design, do so at their own risk and Freescale does not assume any liability for such a hardware design.

3 Different test points used in design:

TPVx - Through Hole Pad small

TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOHx)

TPX - Surface Mount Wire Loop

TPV?

TPH?

TPX?


Notes:

- All components and board processes are to be ROHS compliant
- All connectors and headers are denoted Jx/Px and are 2.54mm pitch unless otherwise stated
- All jumpers are denoted Jx. Jumpers are 2mm pitch
- Jumper default positions are shown in the schematics. For 3 way jumpers, default is always posn 1-2.
- 2 Pin jumpers generally have the "source" on pin 1.
- All switches are denoted SWx
- All test points (SMT wire loop style) are denoted TPx
- Test point Vias (just through hole pads) are denoted TPVx

Signals (ports) have not been routed via busses as this makes it harder to determine where each signal goes.

User notes are given throughout the schematics.




Specific PCB LAYOUT notes are detailed in *ITALICS*

		Automotive Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification:		CP:	IUQ:
PUB:		X	
Designer: Jesus Sanchez	Drawing Title: XS32K116EVB-Q048		
Drawn by: Jesus Sanchez	Page Title: TITLE PAGE		
Approved: Abel Collazo	Size: B	Document Number: SCH-30003 PDF: SPF-30003	Rev: B
Date: Monday, January 22, 2018		Sheet 1 of 6	





1. Unless Otherwise Specified:
 - All resistors are in ohms, 1% and 5 %
 - All capacitors are in uF, 10% , 20 % and 5%
 - All voltages are DC
 - All polarized capacitors are aluminum electrolytic
2. Interrupted lines coded with the same letter or letter combinations are electrically connected.
3. Device type number is for reference only. The number varies with the manufacturer.
4. Special signal usage:
 - _B Denotes - Active-Low Signal
 - <> or [] Denotes - Vectored Signals
5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.



ICAP Classification:		CP:	IUC:	PUBI: X
Drawing Title:		XS32K116EVB-Q048		
Page Title:		NOTES		
Size	Document Number	SCH-30003 PDF: SPF-30003		Rev
B				B
Date:	Monday, January 22, 2016	Sheet	2	of 6









OpenSDA Interface








Isolation and level shift stage (for 1.8 to 3V compatibility)

3.3V LDO Power Supply



NXP	
ICAP Classification:	CP EJC PURB_X
Drawing Title:	XS32K116EVB-Q048
Page Title:	PWR
Size:	Document Number SCH-30003 PDF: SPF-30003
Date:	Monday, January 22, 2018 Sheet 5 of 6



NXP	
ICAP Classification:	CP IJC PUB: X
Drawing Title:	XS32K116EVB-Q048
Page Title:	IO Headers
Size:	Document Number SCH-30003 PDF: SPF-30003
Date:	Monday, January 22, 2018