Table of Contents

01 TITLE AND NOTES
02 POWER SUPPLY / LIN / CAN
03 S32K148 MCU
04 VOLTAGE TRANSLATORS
05 OPEN SDA
06 ETHERNET
07 FLASH MEM
08 SAI AUDIO
09 I/Os HEADERS
10 TOUCH
11 USER I/Os

Revisions

<table>
<thead>
<tr>
<th>Rev</th>
<th>Description</th>
<th>Designer</th>
<th>Date</th>
<th>Approved</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Schematic</td>
<td>J. Sanchez</td>
<td></td>
<td></td>
</tr>
<tr>
<td>B</td>
<td>Prototype</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>First Release</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

CAUTION:

This schematic is provided for reference purposes only. As such, NXP does not make any warranty, implied or otherwise, as to the suitability of circuit design or component selection (type or value) used in these schematics for hardware design using the NXP S32K family of Microprocessors. Customers using any part of these schematics as a basis for hardware design, do so at their own risk and Freescale does not assume any liability for such a hardware design.

Notes:
- All components and board processes are to be ROHS compliant
- All connectors and headers are denoted Jx/Px and are 2.54mm pitch unless otherwise stated
- All jumpers are denoted Jx. Jumpers are 2mm pitch
- Jumper default positions are shown in the schematics. For 3 way jumpers, default is always posn 1-2.
- 2 Pin jumpers generally have the "source" on pin 1
- All switches are denoted SWx
- All test points (SMT wire loop style) are denoted TPx
- Test point Vias (just through hole pads) are denoted TPVx

Signals (ports) have not been routed via busses as this makes it harder to determine where each signal goes.

User notes are given throughout the schematics.

Specific PCB LAYOUT notes are detailed in ITALICS
CMOS FLASH Memory 64M-BIT
SAI Audio
RGB LED

User buttons

Potentiometer