

# DEVKIT-MPC5744P

## Table Of Contents:

Block Diagram	Sheet 2
Board Power	Sheet 3
MCU Power	Sheet 4
MCU Pins	Sheet 5
Boot, Reset & JTAG	Sheet 6
Flexray_A, Flexray_B	Sheet 7
OpenSDA	Sheet 8
User Peripherals	Sheet 9
FRDM+ Connectors	Sheet 10
Power SBC, CAN, LIN	Sheet 11

### Notes:

- All components and board processes are to be ROHS compliant
- All capacitors are 10% tolerance unless otherwise stated
- All resistors are 5% tolerance unless otherwise stated
- All zero ohm links are 0603
- All connectors and headers are denoted Px and are 2.54mm pitch unless otherwise stated
- All jumpers are denoted Jx. Jumpers are 2mm pitch
- Jumper default positions are shown in the schematics.
- For 3 way jumpers, default is always posn 1-2
- 2 Pin jumpers generally have the "source" on pin 1
- All switches are denoted SWx
- All test points (SMT wire loop style) are denoted TPx
- Test point Vias (just through hole pads) are denoted TPVx

3 Different test points used in design:

TPVx - Through Hole Pad small



TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)



TPX - Surface Mount Wire Loop



User notes are given throughout the schematics.

Specific PCB LAYOUT notes are detailed in *ITALICS*

### Caution:

These schematics are provided for reference purposes only. As such, NXP does not make any warranty, implied or otherwise, as to the suitability of circuit design or component selection (type or value) used in these schematics for hardware design using the NXP Calypso family of Microprocessors. Customers using any part of these schematics as a basis for hardware design, do so at their own risk and Freescale does not assume any liability for such a hardware design.

## Revision Information

Rev	Date	Designer	Comments
X1	6 July 2016	Jun Qiao	Initial
X2	12 July 2016	Jun Qiao	Update MCU decoupling, add boot section
X3	19 July 2016	Jun Qiao	Update MCU decoupling, update notes, rename nets
A	22 July 2016	Jun Qiao	Update J13 setting, update power to RV1, update notes
A1	26 Aug 2016	Jun Qiao	Update FRDM+ connection compatible to DEVKIT-MOTORGF
A2	5 Sept 2016	Jun Qiao	Add test points
A3	7 Sept 2016	Jun Qiao	Change U15 to NX5P2190UKZ, change R57 to 100K
A4	9 Sept 2016	Jun Qiao	Remove D8, add J39
A5	13 Sept 2016	Jun Qiao	Set power net 12V_IN at U1 pin 1, add R88
A6	20 Sept 2016	Jun Qiao	Change R56 from 10K to 20K, and connected to P3V3_SDA
A7	23 Sept 2016	Jun Qiao	Change U15 to MIC2005-0.8YM6, remove R57, change R56 to 10K, add C87.
B	28 Sept 2016	Jun Qiao	Release
B1	19 May 2017	Jun Qiao	Change R17 to 1K, add U30
C	2 June 2017	Jun Qiao	Release
CX1	1 Sept 2017	Jun Qiao	Add J40 and J41
D	8 Sept 2017	Jun Qiao	Release
E			

## Power & Ground Nets

### EXTERNALLY SUPPLIED POWER

EXT\_PWR 12V External power supplied through the barrel connector to the System Basis Chip (SBC) - MC33FS6522LAE

### SYSTEM BASIS CHIP (SBC) POWER NETS

VSUP3 12V Power into the pre-regulator switching regulator in the SBC  
 V\_PRE 6.5V Power out of the pre-regulator switching regulator in the SBC  
 SB\_VCORE 3.3V Power out of the core switching regulator in the SBC  
 SB\_VAUX 5V Power out of the VAUX linear regulator in the SBC  
 SB\_VCCA 3.3V Power out of the VCCA linear regulator in the SBC  
 SB\_VCAN 5V Power out of the CAN linear regulator in the SBC

### POWER TO THE MCU


VDD\_LV\_CORE 1.25V Power to the core logic on the MCU  
 VDD\_LV\_PLL 1.25V Power to the pll circuit on the MCU  
 VDD\_HV\_PMU 3.3V Power to the pmu circuit on the MCU  
 VDD\_HV\_IO 3.3V Power to the I/O circuits on the MCU  
 VDD\_HV\_OSC 3.3V Power to the oscillator circuit on the MCU  
 VDD\_HV\_FLA 3.3V Power to the flash memory circuit on the MCU  
 VDD\_HV\_ADV 3.3V Power to the ADC circuit on the MCU  
 VDD\_HV\_ARE0 3.3V Reference voltage to the ADC0 circuit on the MCU  
 VDD\_HV\_ARE1 3.3V Reference voltage to the ADC1 circuit on the MCU

### GROUND NETS

GND 0V

		<b>Automotive Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
		<small>This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.</small>	
Designer: Jun Qiao		Drawing Title: <b>DEVKIT-MPC5744P</b>	
Drawn by: Jun Qiao		Page Title: <b>Index, Rev, Notes</b>	
Approved: Peesee Philip	Size C	Document Number: SCH-29333 PDF: SPF-29333	Rev E
Date: Thursday, August 23, 2018		Sheet 1 of 11	

# Block Diagram



















# User Peripherals


## User Pushbutton Switches (Active High)









## ADC Input Pot and Test Point



## User RGB LED (Active Low)




## LEVEL TRANSLATOR FOR FRDM+



ICAP Classification:	CP:	NO:	PUBL X
Drawing Title:			
<b>DEVKIT-MPC5744P</b>			
Page Title:			
<b>User Peripherals</b>			
Size	Document Number	SCH-29333 PDF: SPF-29333	Rev
C			E
Date:	Thursday, August 23, 2018	Sheet	9 of 11

# FRDM+ Connectors



FRDM+ I/O interface default 3.3V  
 Not all pins are compatible 5V  
 Net with prefix "LT" for 5V option

Populate R81 for external ADC high reference voltage


Check external power before put on the shunt

Layout notes (at least):  
 EXT\_LV\_PWR: 20mil  
 EXT\_HV\_PWR: 40mil x2  
 EXT\_AR\_PWR: 20mil  
 5V0\_SR: 20mil  
 3V3\_SR: 20mil x3

**NOTE:**  
 Arduino UNO compatible headers:  
 J1, J2, J3, J4

FDRM+ MC SHIELD/DEVKIT-MOTORGD compatible headers:  
 J1, J2, J3, J4, J5

DEVKIT-COMM compatible headers:  
 J1, J2, J3, J4, J5, J6










<b>ICAP Classification:</b> CP: I/O: PUR: X			
<b>Drawing Title:</b> DEVKIT-MPC5744P			
<b>Page Title:</b> FRDM+ Connectors			
<b>Size:</b> C	<b>Document Number:</b> SCH-29333 PDF: SPF-29333	<b>Rev:</b> E	
<b>Date:</b> Thursday, August 23, 2018		<b>Sheet:</b> 10	<b>of:</b> 11

# Power SBC, CAN, LIN

## Configuration of Power SBC:

- DFS Enabled
- VDDIO connected to Vcore
- FS0b on VDDIO
- Vcore regulator set to 3.3V
- Vcca regulator set to 3.3V
- Vcca regulator using external PMOS
- Vaux regulator set to 5V
- Vpre regulator configured in Buck or Boost mode

Layout note:  
ADD Graphical silk



**NXP**

ICAP Classification: CP: MUC: PURB: X

Drawing Title: **DEVKIT-MPC5744P**

Page Title: **Power SBC, CAN, LIN**

Size C Document Number SCH-29333 PDF: SPF-29333 Rev E

Date: Thursday, August 23, 2018 Sheet 11 of 11

DEEP FAIL SAFE mode select	
GND (R127)	DFS Enabled
Vpre (R126)	DFS Disabled