



Contents	
HISTORY	
5	K70N1M MCU-2
6	USB/OSBDM/VTRAN/PWR
7	PERIPHERALS
8	ELEVATOR CONNECTORS
9	SENSORS
10	DDR2 SDRAM, NAND FLASH
11	DDR POWER & TERMINATIONS

Revisions			
Rev	Description	Date	Approved
x1	A70 release placement	23 May 11	TTC
x2	preliminary schematics	27 May 11	TTC
A	Prototype release	22 Jul 11	TTC
AX1	Rev B changes 1.U53- Switch from socketed to non-socketed processor 2.SPI port connections added on secondary connector 3. Zero ohms R added on PTC16 and PTC17 to allow for disconnect from NAND. 4.FB_AD[31:24] is connected with EB1_D[7:0] on the primary. 5. Push button labels are placed at PTDO, PTE26 6. VrefH, VrefL are removed from Primary elevator connector. 7.LCD_Contrast tied at PTC18. 8.PTDO,PTD1 nets of U8 are renamed 9.Primary connector pin B21 is connected to PTE19, A9 is connected to PTE18 10.L3(INND_0805) is replaced with R143(R0805) zero ohms resistor  Schematics Alignment	24 Oct 11	Peter, Melissa
B	A085 Release	27 Oct 11	
B1	A085 Release - MCU Marketing part number updated as per MCO30515	3 Nov 11	Peter

		<b>Microcontroller Solutions Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
<small>This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.</small>			
Designer: K.S Chelvi		Drawing Title: <b>TWR-K70F120M</b>	
Drawn by: K.S Chelvi		Page Title: <b>Table of Contents/Revisions</b>	
Approved: Peter/Melissa	Size C	Document Number SCH-27166 PDF: SPF-27166	Rev B1
Date: Thursday, November 03, 2011		Sheet 1 of 11	



pecified:  
hms  
1 uF


### Power & Ground Nets

NET	VOLTAGE	DESCRIPTION
P5V_USB	5V	Primary input power. Filtered from USB connector. Input to USB power switch.
P5V_SW	5V	Output of USB power switch controlled by the 5V_EN signal from the JM60 MCU. Used by OSBDM voltage translation circuits.
P5V_TRG_USB	5V	Output of USB power switch controlled by the VTRG_EN signal from the JM60 MCU. Provides input to regulator.
P3V3	3.3V	Output of regulator using USB power input (P5V_TRG_USB).
P3V3_MCU	3.3V	MCU digital power. Filtered from P3V3.
VDDA	3.3V	VDDA power for MCU and analog circuits. Filtered from P3V3_MCU.
VREFH	3.3V	Upper reference voltage for ADC on the MCU. Filtered from VDDA.
VREFL	0V	Lower reference voltage for ADC on the MCU. Filtered from VSSA.
VSSA	0V	VSSA power for MCU and analog circuits. Filtered from GND.
GND	0V	Digital Ground.
VDD_INT	3.3V	MCU Internal supply
VREF_DDR2	0.9V	DDR2 VREF = VDDQ/2 supply for MCU and SDRAM
VTT_DDR2	0.9V	DDR2 VTT= VDDQ/2 termination supply for MCU and SDRAM
VDD_1V8	1.8V	DDR2 VDDQ supply for MCU and SDRAM


- All polarized capacitors are aluminum electrolytic
- Interrupted lines coded with the same letter or letter combinations are electrically connected.
  - Device type number is for reference only. The number varies with the manufacturer.
  - Special signal usage:  
 \_B Denotes - Active-Low Signal  
 <> or [] Denotes - Vectored Signals
  - Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


ICAP Classification: FCP: _____ FLIQ: X PUB: _____			
Drawing Title: <b>TWR-K70F120M</b>			
Page Title: <b>Notes</b>			
Size C	Document Number SCH-27166 PDF: SPF-27166	Rev B1	
Date: Thursday, November 03, 2011	Sheet 2	of 11	



			
ICAP Classification:		FCP: _____	FLIQ: X
Drawing Title:		PUB: _____	
<b>TWR-K70F120M</b>			
Page Title:			
<b>Reserved</b>			
Size C	Document Number	SCH-27166 PDF: SPF-27166	Rev B1
Date:	Thursday, November 03, 2011	Sheet 3 of 11	








Place R137 and R138 as close as possible TOGETHER and close to U53


**On Board OSBDM/Serial Bridge**




**RXD Source Select**




**TXD Destination Select**



**STATUS**



**TPWR**



**POWER ON**




**freescale™**  
semiconductor

ICAP Classification: FCP: \_\_\_\_\_ FLUC: X PUBI: \_\_\_\_\_  
Drawing Title: **TWR-K70F120M**  
Page Title: **USB/OSBDM/VTRAN/PWR**

Size C	Document Number SCH-27166 PDF: SPF-27166	Rev B1
Date: Thursday, November 03, 2011	Sheet 6 of 11	

### MICRO SD INTERFACE



Place R212 as close as possible to U53

(4.6.8.9) PTE[0..28]


### PUSH BUTTON




NOTE: Don't pushbutton if Flexbus or I2S1 is used



### I2S SAI HEADER




(4.8.9.10) PTD[0..15]




### IRDA

Default: no shunt (Disable IRDA)



ICAP Classification:		FCP:	FLIQ: X PUI:
Drawing Title: <b>TWR-K70F120M</b>			
Page Title: <b>Peripherals</b>			
Size C	Document Number	SCH-27166 PDF: SPF-27166	Rev B1
Date:	Thursday, November 03, 2011	Sheet 7 of 11	



\*\*\*NOTE: EBI bus is equivalent to FB (FLEX BUS) from MCU


Notes:  
Place R107, R108 near to J7B  
Place these R, if flow control needs to be tested,  
and remove R43, R44

**freescale**  
semiconductor

ICAP Classification: FCP: \_\_\_\_\_ FLUC: X PUBL: \_\_\_\_\_  
Drawing Title: **TWR-K70F120M**  
Page Title: **Elevator Connector**

Size C	Document Number	SCH-27166 PDF: SFF-27166	Rev B1
Date:	Thursday, November 03, 2011	Sheet 8 of 11	








ICAP Classification:		FCP:	FUQ: X
Drawing Title:		<b>TWR-K70F120M</b>	
Page Title: <b>Sensors</b>			
Size C	Document Number	SCH-27166 PDF: SPF-27166	Rev B1
Date:	Thursday, November 03, 2011	Sheet	9 of 11





# DDR-2 MEMORIES AND TERMINATIONS



Note:  
-----  
Place the DDR2 CLK Termination resistor R337 close the Chips

## NAND FLASH



Note:  
-----  
Place R342, R343 near to U14 pins

**freescale**  
semiconductor

ICAP Classification: FCP: FLIQ: X PUBI:  
Drawing Title: **TWR-K70F120M**  
Page Title: **DDR2 SDRAM, NAND FLASH**

Size C	Document Number SCH-27166 PDF: SPF-27166	Rev B1
Date: Thursday, November 03, 2011	Sheet 10 of 11	

### DDR-2 TERMINATION REG (3A)

