



Contents	
6	ETHERNET TSEC
7	ETHERNET PHY1-2
8	eTSEC1 & eTSEC3 PORT
9	ELEVATORS
10	SERDES
11	PERIPHERALS
12	USB
13	CPLD
14	POR
15	CPU POWER
16	POWER SUPPLY


Revision History	
Rev	
X1	Initial Draft
X1.1	BOM changes for cost optimisation
X1.2	BOM Reduction for cost and space.
X1.3	Minor updates
X1.4	CPLD Pin Swpping to aid routing
A	Released REV A - BRA085 - ECO33160
B	Released REV B - MP2380/Ethernet Routing cleanup and errata fixes.
B1	Changed P1025 part number and some DNPs so BOM Change only no LAY change

Revisions			
Rev	Description	Date	Approved
X1	DRAFT	JUL 15, 11	
X1.1		JUL 25, 11	
X1.2		JUL 27, 11	
X1.3		AUG 01, 11	
X1.4		AUG 10, 11	
A	Released REV A BRA085 - ECO33160	SEP 07, 11	
B		DEC 02, 11	
B1	Changed P1025 part number and some DNPs so BOM Change only no LAY change	DEC 22, 11	

TWR-P1025

Change List

ICAP Classification: FCP: _____ FIUC: X PUBL: _____			
Drawing Title: TWR-P1025			
Page Title: COVER PAGE			
Size C	Document Number SCH-27216 PDF: SPF-27216	Rev B1	
Date: Thursday, December 22, 2011 Sheet 1 of 16			



pecified:
 ohms, 5%, 1/8 Watt
 1 uF, 20%, 50V

All polarized capacitors are aluminum electrolytic

2. Interrupted lines coded with the same letter or letter combinations are electrically connected.
3. Device type number is for reference only. The number varies with the manufacturer.
4. Special signal usage:
 _N Denotes - Active-Low Signal
 <> or [] Denotes - Vectored Signals
5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

P1025 SPI CS allocation

 CS0 - Elevator SPI0_CS0
 CS1 - Elevator SPI0_CS1
 CS2 - 1588_DAC
 CS3 - Unused

P1025 I2C1 Bus

 Address Device

 0x50 Boot EEPROM
 TBD Elevator I2C Bus 0

P1025 I2C2 Bus

 Address Device

 0x1C Accelerometer
 0x23 GPIO Expander
 0x52 BRD EEPROM
 TBD Mini PCIe
 TBD Elevator I2C bus 1

P1025 UART0

 FDTI - Default


P1025 UART1

 Elevator UART
 FDTI


P1025 FLASH CS

 CS0 - NOR FLASH
 CS1 - Elevator CS0
 CS2 - Elevator CS1

ICAP Classification:		FCP: _____	FIUC: X PUBL: _____
Drawing Title:			
TWR-P1025			
Page Title:			
NOTES			
Size	Document Number	Rev	
C	SCH-27216 PDF: SPF-27216	B1	
Date:	Thursday, December 22, 2011	Sheet	2 of 16



P1025



freescale
semiconductor


ICAP Classification: FCP: F100: X PUBL: X

Drawing Title: **TWR-P1025**



Page Title: **Flash**

Size	Document Number	Rev
C	SCH-27216 PDF: SPF-27216	B1

Date: Thursday, December 22, 2011 Sheet 4 of 16



1588



freescale
semiconductor

ICAP Classification: FCP: FIUC: X PUBI: _____
 Drawing Title: **TWR-P1025**

Page Title: **ETHERNET TSEC**





Size C	Document Number SCH-27216 PDF: SPF-27216	Rev B1
--------	--	--------

Date: Thursday, December 22, 2011 Sheet 6 of 16



PRIMARY

SECONDARY











freescale
semiconductor

ICAP Classification: FCP: _____ FUC: X PUI: _____
Drawing Title: **TWR-P1025**

Page Title: **ELEVATORS**

Size C	Document Number SCH-27216 PDF: SPF-27216	Rev B1
--------	--	--------

Date: Thursday, December 22, 2011 Sheet 9 of 16



cfg_oppinout[0:15] - LAD[0:15]
 cfg_cpu_boot - LA16
 cfg_emg_use[0:2] - LA[20:22]
 cfg_boot_apt_POR - LMB1_N
 LMB1_N
 LA19
 cfg_cpu_boot - LA27
 cfg_sys_apped - LA28
 LA[29:31] - POR SYS PLL
 cfg_boot_apt - LWE1_N
 RNET5_RXD1
 cfg_boot_seq[0] - LGPL3
 cfg_boot_seq[1] - LGPL5
 POR Pins for Core0 PLL
 LALE
 LGPL2
 LBCTL
 ENET1_RXCLK &TDM EXCLK
 ENET1_TXCLK
 SER7_CD

freescale
 semiconductor

ICAP Classification: FCP: FIUC: X PUBL: _____
 Drawing Title: **TWR-P1025**
 Page Title: **CPLD**
 Size: _____ Document Number: SCH-27216 PDF: SPF-27216 Rev B1
 Date: Thursday, December 22, 2011 Sheet 13 of 16

