



# Calypso Customer EVB 256 BGA Daughter Card (X-MPC574XG-256DS)

## Table Of Contents:

Power - Calypso power pins footprint	Sheet 2
Power - Calypso Decoupling Capacitors	Sheet 3
GPIO - Calypso GPIO pins 1 of 2	Sheet 4
GPIO - Calypso GPIO pins 2 of 2	Sheet 5
Clocks	Sheet 6
Bus Termination	Sheet 7
Daughtercard Connectors	Sheet 8

## Revision Information

Rev	Date	Designer	Comments
X1	11 Mar 2013	Alasdair Robertson	Initial release sent for review based on X-MPC574XG-324DS X2
X2	13 Mar 2013	Alasdair Robertson	Version sent to Pre Layout, incorporating fixes from review
X3	15 Mar 2013	Alasdair Robertson	Component consolodation, Few minor changes. Sent to Layout
X4	29 Mar 2013	Alasdair Robertson	Changes made during layout to Daughtercard Connectors
X5	15 Apr 2013	Alasdair Robertson	LAY RefDes Re-Sequence & SCH Back-Annotate
A	15 Apr 2013	Alasdair Robertson	Post Layout (Back Annotated). Matches PCB RevA

### Caution:

These schematics are provided for reference purposes only. As such, Freescale does not make any warranty, implied or otherwise, as to the suitability of circuit design or component selection (type or value) used in these schematics for hardware design using the Freescale Calypso family of Microprocessors. Customers using any part of these schematics as a basis for hardware design, do so at their own risk and Freescale does not assume any liability for such a hardware design.

### Notes:

- All components and board processes are to be ROHS compliant
- All small capacitors are 0402 unless otherwise stated
- All resistors are 0603 5% 0.1w unless otherwise stated. All zero ohm links are 0603
- All connectors and headers are denoted Px and are 2.54mm pitch unless otherwise stated
- All jumpers are denoted Jx. Jumpers are 2mm pitch
- Jumper default positions are shown in the schematics. For 3 way jumpers, default is always posn 1-2.
- 2 Pin jumpers generally have the "source" on pin 1.
- All switches are denoted SWx
- All test points are denoted TPx
- Test point Vias are denoted TPVx

User notes are given throughtout the schematics.

Specific PCB LAYOUT notes are detailed in *ITALICS*

### Using Bolero 3M with the Calypso 256BGA daughter card:

- Pin C8 PORST on Calypso is VSS\_LV on B3m. To use with B3M, Ground the PORST header (on the main board)
- Pin H2 VDD\_HV\_FL A on Calypso is VDD\_HV\_A on B3M. If VDD\_HV\_A is 3.3V then fit the VDD\_HV\_FL A jumper on Calypso main board. If wanting to run VDD\_HV\_A at 5V then need to supply 5v to pin2 of the VDD\_HV\_FL A jumper
- Pin K2 VDD\_LP\_DEC on Calypso is VSS\_LV on B3M. Replace LVDEC\_CAP (1uF) with a zero ohm link to short pin to GND
- VSS\_HV on Calypso is VDD\_LV on B3M. No impact (both common grounds)
- Pin M9 VIN1\_CMP\_REF on Calypso is a Port on B3M. Remove jumper header from VIN1\_CMP\_REF pin
- Pin M10 VDD\_HV\_C on Calypso is a Port on B3M. Remove VDD\_HV\_C jumper header
- Pin M11 VDD\_HV\_ADC1 on Calypso is a port on B3M. Remove zero ohm link between HV\_AD1 and ADC1\_REF. There are also 2 caps on this pin that could be removed but should not pose a problem if pin is not used.
- Pin M12 Pm14 is PL11 on B3M. No issues, just be careful of pin assignments.

		<b>Automotive Microcontroller Applications</b> East Kilbride, Scotland	
		Freescale General Business Use	
This document contains information proprietary to Freescale and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale			
Designer: A. Robertson	Drawing Title: <b>Calypso 256 BGA Daughter Card</b>		
Drawn by: A. Robertson	Page Title: <b>Index and Title Page</b>		
Approved: A. Robertson	Size B	Document Number SCH-27899 PDF: SPF-27899	Rev A
Date: Friday, May 03, 2013		Sheet 1 of 8	



# MCU Power Connections


**Caution:**

- If VDD\_HV\_A is driven from 5V, the VDD\_HV\_FL A pin must not be supplied from 3.3V (remove the HVA\_FL A jumper)
- Don't attempt to over drive an analogue pad to 5V when the digital VDD\_HV\_x supply is set to 3.3V. This will trigger the ESD protection on that pad. For example if VDD\_HV\_A is set to 3.3V and the analogue supplies are set to 5V, you cannot drive 5V into a pad in the VDD\_HV\_A domain

**Default Configuraiton:**


- ALL MCU supply voltages are set to 3.3V (ADC0, ADC1, VDD\_HV\_A, VDD\_HV\_B, VDD\_HV\_C, VBallast)
- VDD\_HV\_FL A = External 3.3V supplied (jumper fitted)
- VDD\_LV Supplied from ballast transistor

This is not necessarily the same as the default shown in the RM. All VDD\_HV\_x domains have at least one peripheral that only functions at 3.3V. Therefore the default is to run these from 3.3V. The analogue pins can only be driven to the same voltage as the VDD\_HV\_x domain they are situated in (ie max 3.3V) so makes sense for the analogue supply and reference to be 3.3V



**Differences to 324BGA**

- 1 more VDD\_HV\_A on 256BGA
- 1 fewer VDD\_HV\_B
- 1 fewer VDD\_LV
- 2 more VSS\_HV
- 1 fewer VSS\_LV



		Automotive Microcontroller Applications East Kilbride, Scotland Freescale General Business Use	
Drawing Title:		<b>Calypso 256 BGA Daughter Card</b>	
Page Title:		<b>Calypso MCU Power</b>	
Size B	Document Number	SCH-27899	PDF: SPF-27899
Date:	Friday, May 03, 2013	Sheet	2 of 8
			Rev A


Capacitor Types:

470pF - Ceramic COG, 50v 5% 0402  
 1000pF - Ceramic COG, 50V 5% 0402  
 4700pF - Ceramic X7R, 50V 10% 0402



0.01uF - Ceramic X7R, 50V 10% 0402  
 0.1uF - Ceramic X7R, 16V 10% 0402  
 0.68uF - Ceramic X7R 16V 10% 0805 (Murata GCM21971C684KA37)  
 1.0uF - Ceramic X7R, 10V 10% 0603 (Taiyo Yuden LMK107B7105KA-T)  
 2.2uF - Ceramic X7R, 10V, 10%, 0603 (Taiyo Yuden LMK107B7225KA-TR)

4.7uF - TANT, 12.5V 20% ESR=0.08R 7343  
 10uF - TANT, 35V 10% ESR=0.125R CC7343-31




4.7uF Alternative (150-78844)- Polymer ALU, 16V 20% ESR=0.08R 7343-18



Place small Caps as close as possible to MCU pins




Place 10uF cap to west side of package  
 Place small caps close to each MCU pin




VDD\_LV (1.25V) Decoupling. Place one of the non DNP caps each side of the device as close as possible to pin. Distribute other (DNP) caps around rest of pins

See caps below for Bypass Transistor bulk storage (some on VDD1V2 rail)


### Ballast Transistor



Place close to transistor




2.2uF caps are DNP. Place close to emitter



Place one 0.68uF cap footprint each side of package

One of these is DNP. May replace 2 caps with 0.47uF to keep overall capacitance within limits

### LP Internal Reg Cap



### Differences to 324BGA

- 1 more VDD\_HV\_A capacitor pair
- 1 fewer VDD\_HV\_B capacitor pair
- 1 fewer VDD\_LV capacitor (one of DNP caps)

		Automotive Microcontroller Applications	
		East Kilbride, Scotland Freescale General Business Use	
Drawing Title:		<b>Calypso 256 BGA Daughter Card</b>	
Page Title:		<b>Calypso MCU Decoupling</b>	
Size B	Document Number	SCH-27899	PDF: SPF-27899
Date:	Friday, May 03, 2013	Sheet	3 of 8

U1A

**Calypso 256 BGA**  
Package Iof3 GPIO Pins1

\*\* PA1 is also NMI. Routed to I/O Matrix (WKPU2 / NMIO) (WKPU3)

Key to text colours:  
 Purple - Comms Physical Interfaces  
 Orange - Other Peripherals and I/O  
 Blue - Debug (JTAG & Nexus)  
 Black - Clock, Reset and Control  
 Red - I/O Matrix and other functions (eg LED)  
 Green - I/O Matrix (dedicated)


8	PA0	(SD_CD - WKPU19)	PA0	G4
8	PA1	(SW1 & GPIO)**	PA1	F3
8	PA2	(SW2 & GPIO)	PA2	F1
8	PA3	(MII_RXCLK)	PA3	G16
8	PA4	(CMP1_13 / IO)	PA4	T2
8	PA5	(SA1_GPIO)	PA5	C10
8	PA6	(MLB_GPIO)	PA6	D11
8	PA7	(MII_RXD2)	PA7	C15
8	PA8	(RMI1_RXD1)	PA8	B16
8	PA9	(RMI1_RXD0)	PA9	B15
8	PA10	(MII_CS2)	PA10	A15
8	PA11	(RMI1_RXB3)	PA11	B14
8	PA12	(CMP1_15 / IO)	PA12	P6
8	PA13	(CMP1_14 / IO)	PA13	R5
8	PA14	(CMP1_12 / IO)	PA14	P4
8	PA15	(CMP1_10 / IO)	PA15	R2
8	PB0	(CAN0_TX)	PB0	L3
8	PB1	(CAN0_RX)	PB1	M2
8	PB2	(LINO_TX)	PB2	A2
8	PB3	(LINO_RX)	PB3	D4
8	PB4	(ADC_POT)	PB4	T16
8	PB5	(GPIO)	PB5	N13
8	PB6	(GPIO)	PB6	N14
8	PB7	(GPIO)	PB7	R16
6	PB8	(XTAL32)	PB8	T11
6	PB9	(EXTAL32)	PB9	T10
8	PB10	(SA10_SYNC)	PB10	N7
8	PB11	(GPIO)	PB11	M13
8	PB12	(GPIO)	PB12	L14
7	PB13	(MLB_DN)	PB13	L15
7	PB14	(MLB_SN)	PB14	K15
7	PB15	(MLB_CN / SIG)	PB15	K16
8	PC0	(TDI)	PC0	B10
8	PC1	(TDO)	PC1	D9
8	PC2	(USB1_CLK)	PC2	B11
8	PC3	(USB1_DIR)	PC3	C11
8	PC4	(FR_B_TX_EN)	PC4	A9
8	PC5	(FR_A_TX)	PC5	B9
8	PC6	(L1N1_TX)	PC6	N3
8	PC7	(L1N1_RX)	PC7	N4
8	PC8	(RS232_TX)	PC8	B3
8	PC9	(RS232_RX)	PC9	C3
8	PC10	(CAN1_TX)	PC10	L1
8	PC11	(CAN1_RX)	PC11	K4
8	PC12	(FR_DBG0)	PC12	B4
8	PC13	(FR_DBG1)	PC13	A3
8	PC14	(FR_DBG2)	PC14	B2
8	PC15	(FR_DBG3)	PC15	A1
8	PD0	(HEX1 & GPIO)	PD0	R12
8	PD1	(HEX2 & GPIO)	PD1	T13
8	PD2	(HEX3 & GPIO)	PD2	N11
8	PD3	(HEX4 & GPIO)	PD3	R13
8	PD4	(GPIO)	PD4	P12
8	PD5	(GPIO)	PD5	T14
8	PD6	(GPIO)	PD6	R14
8	PD7	(GPIO)	PD7	P13
8	PD8	(GPIO)	PD8	P14
8	PD9	(GPIO)	PD9	N16
8	PD10	(GPIO)	PD10	M14
8	PD11	(GPIO)	PD11	M15
8	PD12	(GPIO)	PD12	L13
8	PD13	(GPIO & MLB_ST)	PD13	K14
7	PD14	(MLB_DP)	PD14	K13
7	PD15	(MLB_SP / DAT)	PD15	J13
8	MCU-RSTx	MCU-RSTx	K1	RESET
8	PORSTx	PORSTx	C8	PORST
6	MCU-XTAL	MCU-XTAL	T7	XTAL
6	MCU-EXTAL	MCU-EXTAL	T8	EXTAL

PE0	G2	PE0	(MLB_I2C1_SCL)
PE1	F4	PE1	(MLB_I2C1_SDA)
PE2	A7	PE2	(FR_A_TX_EN)
PE3	A10	PE3	(FR_A_RX)
PE4	A8	PE4	(FR_B_TX)
PE5	B8	PE5	(FR_B_RX)
PE6	B6	PE6	(SD_CMD)
PE7	A5	PE7	(SD_CLK)
PE8	G1	PE8	(SA1_I2C2_SDA)
PE9	H1	PE9	(SA1_I2C2_SCL)
PE10	G3	PE10	(SA1_I2C3_SDA)
PE11	H3	PE11	(SA1_I2C3_SCL)
PE12	C14	PE12	(MII_CS2)
PE13	C16	PE13	(MII_RXD3)
PE14	A14	PE14	(USB1_D2)
PE15	C12	PE15	(USB1_D3)
PF0	P7	PF0	(SA10_MCLK)
PF1	T6	PF1	(SA10_BCLK)
PF2	R6	PF2	(SA10_D3)
PF3	R7	PF3	(SA10_D2)
PF4	R8	PF4	(SA10_D1)
PF5	P8	PF5	(SA10_D0)
PF6	N8	PF6	(SA11_SYNC)
PF7	P9	PF7	(SA11_MCLK)
PF8	N2	PF8	(GPIO)
PF9	M4	PF9	(SW3 & GPIO) WKPU22
PF10	P2	PF10	(CMP1_8 / IO)
PF11	R1	PF11	(SW4 & GPIO) WKPU15
PF12	P1	PF12	(GPIO)
PF13	P3	PF13	(CMP1_11 / IO)
PF14	D14	PF14	(RMI1_MDIO)
PF15	D15	PF15	(RMI1_RXDV)
PG0	E13	PG0	(RMI1_MDC)
PG1	E4	PG1	(RMI1_TXCLK)
PG2	E1	PG2	(LED1 & GPIO)
PG3	F2	PG3	(LED2 & GPIO)
PG4	F1	PG4	(LED3 & GPIO)
PG5	M1	PG5	(LED4 & GPIO)
PG6	L2	PG6	(CLKOUT1 GPIO)
PG7	K3	PG7	(CLKOUT0 GPIO)
PG8	J4	PG8	(GPIO)
PG9	J4	PG9	(MLB_IRQ - WKPU21)
PG10	B13	PG10	(USB1_D4)
PG11	A16	PG11	(USB1_D5)
PG12	F15	PG12	(MII_TXD2)
PG13	F16	PG13	(MII_TXD3)
PG14	C13	PG14	(USB1_D0)
PG15	D13	PG15	(USB1_D1)
PH0	E15	PH0	(RMI1_TXD1)
PH1	F13	PH1	(RMI1_TXD0)
PH2	D16	PH2	(RMI1_TXEN)
PH3	F14	PH3	(eMIO1_UC_5H)
PH4	D7	PH4	(eMIO1_UC_6H)
PH5	B7	PH5	(eMIO1_UC_7H)
PH6	C7	PH6	(MLB_RST)
PH7	C6	PH7	(MLB_PWR)
PH8	A6	PH8	(SD_WP)
PH9	A11	PH9	(TCK)
PH10	D10	PH10	(TMS)
PH11	A13	PH11	(USB1_D6)
PH12	B12	PH12	(USB1_D7)
PH13	B1	PH13	(GPIO)
PH14	C1	PH14	(GPIO)
PH15	E3	PH15	(GPIO)

PE0	8
PE1	8
PE2	8
PE3	8
PE4	8
PE5	8
PE6	8
PE7	8
PE8	8
PE9	8
PE10	8
PE11	8
PE12	8
PE13	8
PE14	8
PE15	8
PF0	8
PF1	8
PF2	8
PF3	8
PF4	8
PF5	8
PF6	8
PF7	8
PF8	8
PF9	8
PF10	8
PF11	8
PF12	8
PF13	8
PF14	8
PF15	8
PG0	7
PG1	8
PG2	8
PG3	8
PG4	8
PG5	8
PG6	8
PG7	8
PG8	8
PG9	8
PG10	8
PG11	8
PG12	7
PG13	7
PG14	8
PG15	8
PH0	7
PH1	7
PH2	7
PH3	8
PH4	8
PH5	8
PH6	8
PH7	8
PH8	8
PH9	8
PH10	8
PH11	8
PH12	8
PH13	8
PH14	8
PH15	8

Differences to 324BGA  
(none on this page)




PPC5748GSK0MMJ6 + OTB-256(324R)-1.0-006-00

		Automotive Microcontroller Applications East Kilbride, Scotland Freescale General Business Use	
Drawing Title:		<b>Calypso 256 BGA Daughter Card</b>	
Page Title:		<b>Calypso GPIO Iof2</b>	
Size B	Document Number SCH-27899 PDF: SPF-27899	Rev A	Date: Friday, May 03, 2013
Sheet 4 of 8		Date: Friday, May 03, 2013	

Key to text colours:  
 Purple - Comms Physical Interfaces  
 Orange - Other Peripherals and I/O  
 Blue - Debug (JTAG & Nexus)  
 Black - Clock, Reset and Control  
 RED - I/O Matrix and other functions (eg LED)  
 Green - I/O Matrix (dedicated)

8	P10	((SD_D3))	P10	C5	P10
8	P11	((SD_D2))	P11	A4	P11
8	P12	((SD_D1))	P12	D6	P12
8	P13	((SD_D0))	P13	B5	P13
8	P14	((USB1_STP))	P14	A12	P14
8	P15	((USB1_NXT))	P15	D12	P15
8	P16	((USB0_RST))	P16	D2	P16
8	P17	((USB1_RST))	P17	E2	P17
7	P18	((MLB_CP / CLK))	P18	J14	P18
8	P19	((GPIO))	P19	J15	P19
8	P110	((GPIO))	P110	J16	P110
8	P111	((SMB1_RST))	P111	H16	P111
8	P112	((GPIO & MLB_PS0))	P112	G15	P112
8	P113	((GPIO & MLB_PS1))	P113	G14	P113
8	P114	((SA12_D0))	P114	T12	P114
8	P115	((SA12_WCLK))	P115	P11	P115
8	PJ0	((SA12_SYNC))	PJ0	R11	PJ0
8	PJ1	((SA12_BCLK))	PJ1	N10	PJ1
8	PJ2	((SA11_D0))	PJ2	R10	PJ2
8	PJ3	((SA11_BCLK))	PJ3	P10	PJ3
8	PJ4	((GPIO))	PJ4	D3	PJ4
8	PJ5	((GPIO))	PJ5	N12	PJ5
8	PJ6	((GPIO))	PJ6	N15	PJ6
8	PJ7	((GPIO))	PJ7	P16	PJ7
8	PJ8	((GPIO))	PJ8	P15	PJ8
8	PJ9	((GPIO))	PJ9	P5	PJ9
8	PJ10	((GPIO))	PJ10	T5	PJ10
8	PJ11	((GPIO))	PJ11	R3	PJ11
8	PJ12	((GPIO))	PJ12	T1	PJ12
8	PJ13	((GPIO))	PJ13	N5	PJ13
8	PJ14	((GPIO))	PJ14	T4	PJ14
8	PJ15	((GPIO))	PJ15	R4	PJ15
8	PK0	((GPIO))	PK0	T3	PK0
8	PK1	((GPIO))	PK1	H4	PK1
8	PK2	((GPIO))	PK2	L4	PK2
8	PK3	((GPIO))	PK3	N1	PK3
8	PK4	((GPIO))	PK4	M3	PK4
8	PK5	((GPIO))	PK5	M5	PK5
8	PK6	((GPIO))	PK6	M6	PK6
8	PK7	((GPIO))	PK7	M7	PK7
8	PK8	((GPIO))	PK8	M8	PK8
8	PK9	((GPIO))	PK9	E8	PK9
8	PK10	((GPIO))	PK10	E7	PK10
8	PK11	((GPIO))	PK11	F8	PK11
8	PK12	((GPIO))	PK12	G12	PK12
8	PK13	((GPIO))	PK13	H12	PK13
8	PK14	((GPIO))	PK14	J12	PK14
8	PK15	((GPIO))	PK15	D5	PK15
8	PL0	((GPIO))	PL0	C4	PL0
8	PL1	((GPIO))	PL1	F7	PL1
8	PQ0	((USB0_STP))	PQ0	J5	PQ0
8	PQ1	((USB0_CLK))	PQ1	H5	PQ1
8	PQ2	((USB0_DIR))	PQ2	G5	PQ2
8	PQ3	((USB0_NXT))	PQ3	F5	PQ3
8	PQ4	((USB0_D7))	PQ4	F6	PQ4
8	PQ5	((USB0_D6))	PQ5	E9	PQ5
8	PQ6	((USB0_D5))	PQ6	F10	PQ6
8	PQ7	((USB0_D4))	PQ7	E10	PQ7

**Calypso 256 BGA**  
 Package 3of3 GPIO Pins2




Differences to 324BGA

- 14 fewer pins on Port L
- 12 fewer pins on Port M
- 16 fewer pins on Port N
- 14 fewer pins on Port O
- 12 fewer pins on Port P



(And corresponding changes to daughtercard connectors)

PPC5748GSK0MMJ6 + OTB-256(324R)-1.0-006-00

		Automotive Microcontroller Applications East Kilbride, Scotland Freescale General Business Use	
Drawing Title:		<b>Calypso 256 BGA Daughter Card</b>	
Page Title:		<b>Calypso GPIO 2of2</b>	
Size B	Document Number SCH-27899	PDF: SPF-27899	Rev A
Date:	Friday, May 03, 2013	Sheet 5 of 8	1




		Automotive Microcontroller Applications	
		East Kilbride, Scotland Freescale General Business Use	
Drawing Title:		<b>Calypso 256 BGA Daughter Card</b>	
Page Title:		<b>Clocks</b>	
Size B	Document Number	SCH-27899	PDF: SPF-27899
Date:	Friday, May 03, 2013	Sheet	6 of 8
		Rev	A



From MCU

To Daughtercard



		Automotive Microcontroller Applications	
		East Kilbride, Scotland	
		Freescale General Business Use	
Drawing Title:		<b>Calypto 256 BGA Daughter Card</b>	
Page Title:		<b>High Speed Signal Termination</b>	
Size B	Document Number	SCH-27899	PDF: SPF-27899
Date:	Friday, May 03, 2013	Sheet	7 of 8
Rev	A		

