


NOTES (UNLESS OTHERWISE SPECIFIED):

- THIS DRAWING SPECIFIES THE REQUIREMENTS FOR A PRINTED WIRING BOARD IN ACCORDANCE WITH SPECIFICATION IPC-A-600 CLASS 2 (LATEST REVISION).
- THE PWB MUST BE LEAD FREE ASSEMBLY PROCESS COMPATIBLE AND MUST BE ABLE TO HANDLE A MINIMUM OF 5 CYCLES AT 260 DEGREES CELSIUS FOR 10 SECONDS.
- BASE MATERIAL - LAMINATE AND PREPREG SHALL MEET IPC-4101B-24, 83 or 98  
Tg - MUST BE GREATER THAN OR EQUAL TO 150 DEGREES CELSIUS.  
Td - MUST BE GREATER THAN OR EQUAL TO 330 DEGREES CELSIUS.  
Er - MUST BE FROM 4.2 TO 4.4
- COPPER FOIL WEIGHT - SEE STACKUP DETAIL 'A'
- CHARACTERISTIC IMPEDANCE - SEE DETAIL 'B'
- MINIMUM CONDUCTIVE WIDTH/SPACING TO BE .0045"/.005"
- PLATING FINISH - BOTH SIDES ENIG (ELECTROLESS NICKEL IMMERSION GOLD):  
05080-.232 MICRON (2-8 MICROINCH) OF GOLD OVER  
2.540-6.350 MICRON (100-250 MICROINCH) OF NICKEL.
- ALL THROUGH HOLE VIAS MAY BE PLATED SHUT.
- SOLDERMASK - GREEN COLOR BOTH SIDES.  
MODIFICATION OF SOLDERMASK IS NOT ALLOWED WITHOUT WRITTEN PERMISSION FROM NXP
- SILKSCREEN - WHITE EPOXY INK, BOTH SIDES. NO SILK ON PADS.
- ELECTRICAL TEST - 100% IPCD356.
- PRINTED WIRING BOARD IS TO BE INDIVIDUALLY BAGGED.
- DRC'S MUST BE RUN ON THE GERBER BEFORE BUILDING BOARDS.  
UNLESS PRIOR APPROVAL IS GIVEN IN WRITING BY NXP.
- TEARDROPS MAYBE ADDED AT THE FAB HOUSE TO ALL SIGNAL LAYERS.
- 2 SOLDER SAMPLES TO BE PROVIDED.
- BASIC GRID INCREMENT AT 1:1 IS .0001.
- SUPPLIER MARKINGS - ON SOLDER SIDE ONLY, WHERE SHOWN.  
- MUST BE UL RECOGNIZED AND MUST HAVE AN ID THAT CONFORMS TO UL94V-0
- THE PWB WILL BE MARKED AS LEAD FREE BY USE OF AN INK STAMP (P6)
- THE PWB WILL BE MARKED AS LEAD FREE PROCESS COMPATIBLE BY USE OF AN INK STAMP (260°)
- ALL PLATED AND NON-PLATED THROUGH HOLES ARE TO BE DRILLED AT PRIMARY DRILL STEP.  
ALL HOLE TOLERANCES ARE TO BE +/- .002 IN REFERENCE TO THE PRIMARY DATUM.
- FINISHED PCB MUST BE PANELIZED FOR ASSEMBLY ACCORDING TO CONTRACT MANUFACTURERS REQUIREMENTS.  
THE ADDITION OF RAILS AND .125" NON-PLATED TOOLING HOLES ARE AT THE DISCRETION OF CONTRACT MANUFACTURER. PANELIZATION MUST BE APPROVED BY CONTRACT MANUFACTURER.
- INTENTIONAL 28 SHORTS AT:

Location	RefDes	Net 1	Net 2
(466.00 1466.00)	SH501	P3V3_SDA	& SDA_VOUT33
(484.00 1637.00)	J25	SDA_RST_TGTMCU_B	& SDA_RST_TGTMCU_B
(808.00 259.00)	SH503	P_LED_PWR	& N21175258
(804.00 1691.00)	SH3	VREFH/VREF_OUT	& VREFH
(972.00 257.00)	J22	VDD_BRD	& VDD_MCU
(984.00 838.00)	SH500	V_TGTMCU	& P1V8_V33_BRD
(1029.00 1645.00)	J29	PTA17	& D12
(920.00 1691.00)	SH4	PTA18	& D13
(1331.00 716.00)	J14	SWD_CLK_TGTMCU_BUF	& SWD_CLK_TGTMCU
(1331.00 916.00)	J13	SWD_DIO_TGTMCU_BUF	& PTA0_SWD_DIO
(1331.00 816.00)	J12	PTA1_SWD_CLK	& SWD_CLK_TGTMCU
(1163.00 1545.00)	J28	PTA16	& D11
(1266.00 1691.00)	SH7	PTA19	& D10
(1368.00 1692.00)	SH8	PTC1	& D9
(1468.00 1691.00)	SH9	PTC5	& D8
(1829.00 140.00)	SH25	ADCO_DPO/CMPO_IN0	& A0
(1622.00 1691.00)	SH10	PTB0	& D7
(1722.00 1691.00)	SH11	PTC18	& D6
(2027.00 140.00)	SH29	PTB2	& A2
(1929.00 140.00)	SH28	PTB18	& A1
(1874.00 1691.00)	SH12	PTC17	& D5
(1974.00 1691.00)	SH13	PTC4	& D4
(2097.00 139.00)	SH30	PTB3	& A3
(2208.00 1545.00)	J31	UART0_TX_TGTMCU	& D1
(2078.00 1691.00)	SH14	PTC16	& D3
(2121.00 1691.00)	SH15	PTC19	& D2
(2342.00 1645.00)	J30	UART0_RX_TGTMCU	& D0
(2581.00 824.00)	J37	VDD_RFF	& VDD_RFF

J16 PIN3 & PIN4  
J17 PIN3 & PIN4  
RF\_ANT & GND

- INTENTIONAL SHORT ON TOP LAYER BETWEEN RF\_ANT AND GND
- OVERALL PCB DIELECTRIC THICKNESS ARE TARGETED (A & C) 4.5 MILS +/- 10% AND (B) 48 MILS +/- 10%  
AS SHOWN IN DETAIL 'A'. ADJUSTMENT IN SUBSTRATE 'C' IS ALLOWED TO MEET OVERALL HEIGHT REQUIREMENT.



DETAIL B  
IMPEDANCE REQUIREMENTS  
IMPEDANCE TOLERANCE IS 10%

Layers	Single Ended		Differential			Differential		
	Trace Width (Mils)	Impedance (Ohms)	Trace Width (Mils)	Trace Spacing (Mils)	Impedance (Ohms)	Trace Width (Mils)	Trace Spacing (Mils)	Impedance (Ohms)
LI_P5	8.00	50						


	Layer	Top Side	1 oz.
	Layer 2	GROUND PLANE	1 oz.
	Layer 3	INTERNAL 1	1 oz.
	Layer 4	BOTTOM SIDE	1 oz.

DETAIL A  
LAYER STACKUP  
SCALE: NONE

REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED
	X2	ORIGINAL RELEASE	12-04-15	A.Q
	X3	LAYOUT UPDATE	12-10-15	A.Q
	A	BOM UPDATE, RF OPTIMIZATION	03-10-16	A.Q
	A1	UPDATE SYMBOL WITH LIBRARY	06-11-16	
	A2	LAYOUT UPDATE	08-03-16	
	B	SCHEMATIC AND LAYOUT UPDATES	12-22-16	
	B1	SWAPPED OSPI SI AND SO SIGNALS	01-13-17	
	C	STACKUP, AND LAYOUT UPDATES	03-24-17	A.Q
	C1	ADD CAP FOR PTC1-5 AND UPDATE J9	08-24-17	

DRILL CHART: TOP to BOTTOM				
ALL UNITS ARE IN MILS				
FIGURE	SIZE	TOLERANCE	PLATED	QTY
+	8.0	+0.0/-8.0	PLATED	512
•	8.0	+3.0/-3.0	PLATED	19
•	10.0	+0.0/-10.0	PLATED	702
•	12.0	+0.0/-12.0	PLATED	2
•	12.0	+2.0/-2.0	PLATED	2
•	26.0	+2.0/-2.0	PLATED	20
⊙	39.0	+3.0/-3.0	PLATED	18
•	40.0	+3.0/-3.0	PLATED	57
⊙	40.0	+3.0/-3.0	PLATED	16
⊙	41.0	+3.0/-3.0	PLATED	6
•	63.0	+3.0/-3.0	PLATED	1
•	73.0	+3.0/-3.0	PLATED	2
•	125.0	+3.0/-3.0	NON-PLATED	4
•	34.0x26.0	+2.0/-2.0	PLATED	2
•	60.0x33.0	+2.0/-2.0	PLATED	2

DETAIL B



PART NO. 170-29102		NXP SEMICONDUCTORS	
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NXP AND SHALL NOT BE USED FOR ENGINEERING DESIGN OR IN PART WITHOUT THE CONSENT OF NXP.		6501 WILLIAM CANNON DRIVE WEST AUSTIN, TEXAS 78735 USA	
APPROVALS		TITLE	
DESIGNED BY A. QUIROZ	DATE 08/24/17	PRINTED WIRING BOARD FRDM-KW41Z	
CHECKED BY K. TILLEY	DATE 08/24/17	SIZE D	CAD FILE NAME LAY-29102
DESIGN ENGINEER A. QUIROZ	DATE 08/24/17	DWG. NO. FAB-29102	REV C1
SCALE 1/1		DO NOT SCALE DRAWING	
SHEET 1 OF 1			