

U?	38	7	48	89	79	78	77	76	75	21	22		
37	EXTAL32	VBAT	VDD1	VDD2	VDD3	VCAP1	VCAP2	VLL1	VLL2	VLL3	VDDA	VREFH	
36	XTAL32												
39	PTA0/TSI0_CH1/UART0_CTS/UART0_COL/FTM0_CH5/JTAG_TCLK/SWD_CLK/EZP_CLK												70
40	PTA1/TSI0_CH2/UART0_RX/FTM0_CH6/JTAG_TDI/EZP_DI												71
41	PTA2/TSI0_CH3/UART0_TX/FTM0_CH7/JTAG_TDO/TRACE_SWO/EZP_DO												72
42	PTA3/TSI0_CH4/UART0_RTS/FTM0_CH0/JTAG_TMS/SWD_DIO												73
43	PTA4/LLWU_P3/TSI0_CH5/FTM0_CH1/NMI/EZP_CS												74
44	PTA12/CMP2_IN0/FTM1_CH0/I2S0_TXD0/FTM1_QD_PHA												75
45	PTA13/LLWU_P4/CMP2_IN1/FTM1_CH1/I2S0_TX_FS/FTM1_QD_PHB												76
46	PTA14/SPI0_PCS0/UART0_TX/I2S0_RX_BCLK/I2S0_TXD1												77
47	PTA15/SPI0_SCK/UART0_RX/I2S0_RXD0												78
50	PTA18/EXTAL0/FTM0_FLT2/FTM_CLKIN0												79
51	PTA19/XTAL0/FTM1_FLT0/FTM_CLKIN1/LPTMR0_ALT1												80
53	PTB0/LLWU_P5/LCD_P0/ADC0_SE8/ADC1_SE8/TSI0_CH0/I2C0_SCL/FTM1_CH0/FTM1_QD_PHA												81
54	PTB1/LCD_P1/ADC0_SE9/ADC1_SE9/TSI0_CH6/I2C0_SDA/FTM1_CH1/FTM1_QD_PHB												82
55	PTB2/LCD_P2/ADC0_SE12/TSI0_CH7/I2C0_SCL/UART0_RTS/FTM0_FLT3												83
56	PTB3/LCD_P3/ADC0_SE13/TSI0_CH8/I2C0_SDA/UART0_CTS/UART0_COL/FTM0_FLT0												84
57	PTB7/LCD_P7/ADC1_SE13												85
58	PTB8/LCD_P8/UART3_RTS												86
59	PTB9/LCD_P9/SPI1_PCS1/UART3_CTS												87
60	PTB10/LCD_P10/ADC1_SE14/SPI1_PCS0/UART3_RX/FTM0_FLT1												88
61	PTB11/LCD_P11/ADC1_SE15/SPI1_SCK/UART3_TX/FTM0_FLT2												89
62	PTB16/LCD_P12/TSI0_CH9/SPI1_SOUT/UART0_RX/EWM_IN												90
63	PTB17/LCD_P13/TSI0_CH10/SPI1_SIN/UART0_TX/EWM_OUT												91
64	PTB18/LCD_P14/TSI0_CH11/FTM2_CH0/I2S0_TX_BCLK/FTM2_QD_PHA												92
65	PTB19/LCD_P15/TSI0_CH12/FTM2_CH1/I2S0_TX_FS/FTM2_QD_PHB												93
66	PTB20/LCD_P16/CMP0_OUT												94
67	PTB21/LCD_P17/CMP1_OUT												95
68	PTB22/LCD_P18/CMP2_OUT												96
69	PTB23/LCD_P19/SPI0_PCS5												97
17	PGA0_DP/ADC0_DP0/ADC1_DP3												98
18	PGA0_DM/ADC0_DM0/ADC1_DM3												99
19	PGA1_DP/ADC1_DP0/ADC0_DP3												100
20	PGA1_DM/ADC1_DM0/ADC0_DM3												1
13	ADC0_DP1/OP0_DP0												2
14	ADC0_DM1/OP0_DM0												3
15	ADC1_DP1/OP1_DP0/OP1_DM1												4
16	ADC1_DM1/OP1_DM0												5
35	CMP0_IN4/CMP2_IN3/ADC1_SE23/OP0_DP5/OP1_DP5												6
33	CMP2_IN5/ADC1_SE22												7
30	TRIO_DP												8
29	TRIO_DM												9
28	TRIO_OUT/OP1_DM2												10
52	RESET												11
													12
													13
													14
													15
													16
													17
													18
													19
													20
													21
													22
													23
													24
													25
													26
													27
													28
													29
													30
													31
													32

8 VSS1
49 VSS2
74 VSS3
88 VSS4
24 VSSA
23 VREFL

<Value>