
U?A
AC5
AC6
F5
F6
A10
B9
B6
A5
A11
B10
B7
A6
D8
E8
E5
C4
E9
D9
E6
C5
A3
B3
D2
D1
A4
B4
C3
C1
E1
F2
H4
H5
E4
E2
G3
G4
F3
F4
B2
B1
D7
D6
A9
A8
G1
C2
F8
A7
J1
G2
U6
V2
J4
F1
AE10
AF10
E13
E14
W6
Y14
Y15
Y16
AF26
AE26
AA25
AG29
AA26
AA24
AG28
AD27
AB26
AC26
AD26
AB27
AD28
AF29
AF28
AD29
AE28
AC29
Y24
NC75
NC73
NC74
NC76
NC53
NC52
NC51
NC50
NC49
NC48
NC47
NC46
NC45
NC44
NC43
NC42
NC41
NC40
NC39
NC38
NC37
NC36
NC35
NC34
NC33
NC32
NC31
NC30
NC29
NC28
NC27
NC26
NC25
NC24
NC23
NC22
NC61
NC65
NC62
NC66
NC63
NC67
NC64
NC68
NC57
NC58
NC59
NC60
NC69
NC70
NC71
NC72
NC77
NC78
NC5
NC6
NC10
NC9
NC15
NC2
NC3
NC4
NC83
NC82
NC85
NC84
NC87
NC88
NC89
NC90
NC91
NC92
NC93
NC94
NC95
NC96
NC97
NC98
NC99
NC100
NC86
DDR2/3 CONTROLLER
MDQ00
MDQ01
MDQ02
MDQ03
MDQ04
MDQ05
MDQ06
MDQ07
MDQS00
MDQS00
MDM00
MDQ08
MDQ09
MDQ10
MDQ11
MDQ12
MDQ13
MDQ14
MDQ15
MDQS01
MDQS01
MDM01
MDQ16
MDQ17
MDQ18
MDQ19
MDQ20
MDQ21
MDQ22
MDQ23
MDQS02
MDQS02
MDM02
MDQ24
MDQ25
MDQ26
MDQ27
MDQ28
MDQ29
MDQ30
MDQ31
MDQS3
MDQS03
MDM03
MECC00
MECC01
MECC02
MECC03
MECC04
MECC05
MECC06
MECC07
MDQS08
MDQS08
MDM08
MA00
MA01
MA02
MA03
MA04
MA05
MA06
MA07
MA08
MA09
MA10
MA11
MA12
MA13
MA14
MA15
MBA00
MBA01
MBA02
MCS00
MCS01
MCKE00
MCKE01
MODT00
MODT01
MWE
MRAS
MCAS
MCK00
MCK00
MCK01
MCK01
MCK02
MCK02
MCK03
MCK03
MDIC00
MDIC01
MAPAR_OUT
MAPAR_ERR
MVREF
AJ8
AH8
AH5
AJ4
AJ9
AH9
AH6
AJ5
AJ6
AJ7
AH7
AF8
AE8
AF5
AG4
AG9
AF9
AE6
AE5
AF6
AF7
AE7
AH3
AH2
AE1
AE2
AH4
AJ3
AF2
AF1
AG2
AG1
AH1
AD4
AC4
Y5
W5
AF3
AE4
AB5
Y4
AB3
AB4
AC1
AD2
AC2
W1
V3
AB2
AD1
Y1
V6
AA1
AB1
AA4
L6
M2
M1
M5
N1
P1
N4
P3
P2
R1
K6
R4
T5
J5
T3
U4
K5
L5
T4
J2
J6
U5
V1
H1
H6
K2
K1
J3
U2
U1
AD8
AD7
D4
D5
T2
T1
C10
F10
R5
N5
R6
<Value>

U?B


LOCAL BUS/QE
LAD00 B18
LAD01 E20
LAD02 A19
LAD03 B20
LAD04 D19
LAD05 A18
LAD06 B17
LAD07 C20
LAD08/CE_PA0 F19
LAD09 E10
LAD10 B16
LAD11 D14
LAD12 D17
LAD13 E11
LAD14 A16
LAD15 C15
CFG_CPU1_BOOT/CE_PA4/LA16 B21
LA17/CE_PA5 A22
CFG_HOST_AGT1/CE_PA6/LA18 C21
CFG_HOST_AGT2/CE_PA7/LA19 F21
LA20/CE_PA8 E12
LA21/CE_PA9 A21
LA22/CE_PA10 D11
CFG_PLAT_SPEED/CE_PA17/LA23 E22
CFG_CORE0_SPEED/CE_PA18/LA24 F20
CFG_CORE1_SPEED/CE_PA19/LA25 E21
CFG_DDR_SPEED/CE_PA20/LA26 B22
CFG_CPU0_BOOT/CE_PA21/LA27 F18
CFG_SYS_SPEED/CE_PA13/LA28 A23
CFG_SYS_PLL0/CE_PA25/LA29 B23
CFG_SYS_PLL1/CE_PA26/LA30 C23
CFG_SYS_PLL2/CE_PA30/LA31 D23
LCS00 D20
LCS01 A12
LCS02 E19
LCS03 D21
LCS04/CE_PA22 F11
LCS05/CE_PA23 D15
LCS06/CE_PA24 D13
LCS07/CE_PA27 A17
CFG_CORE1_PLL0/LWE0 F12
CFG_HOST_AGT0/CE_PB9/LWE1 D12
LBCTL/CE_PB20 E17
CFG_CORE0_PLL1/LALE C17
LGPL0/CE_PA1 B12
LGPL1/CE_PA2 C13
CFG_CORE0_PLL2/LGPL2 A20
CFG_BOOT_SEQ0/CE_PA3/LGPL3 D10
LGPL4 B13
CFG_BOOT_SEQ1/CE_PA14/LGPL5 C19
LDP00/CE_PA11 E18
LDP01/CE_PA12 B19
LCLK00/CE_PA28 B15
LCLK01/CE_PA16 A15
CE_PB2 A13
CE_PB3 A14

<Value>


U?C
SERDES X4
SD_TX_0
SD_TX0
SD_TX_1
SD_TX1
SD_TX_2
SD_TX2
SD_TX_3
SD_TX3
AD12
AE12
AE13
AF13
AE17
AF17
AD18
AE18
SD_RX_0
SD_RX0
SD_RX_1
SD_RX1
SD_RX_2
SD_RX2
SD_RX_3
SD_RX3
AH12
AJ12
AH14
AJ14
AH16
AJ16
AH18
AJ18
SD_REF_CLK
SD_REF_CLK
AG15
AF15
SD_PLL_TPA
SD_PLL_TPD
AD16
AE15
SD_IMP_CAL_RX
SD_IMP_CAL_TX
AG11
AF19
<Value>


U?D
SDHC
SDHC_CMD
SDHC_CLK
SDHC_DATA0
SDHC_DATA1
SDHC_DATA2
SDHC_DATA3
F26
G29
G28
F27
G25
G26
SPI
SPI_CS0/SDHC_DATA4
SPI_CS1/SDHC_DATA5
SPI_CS2/SDHC_DATA6
SPI_CS3/SDHC_DATA7
SPI_MOSI
SPI_MISO
SPI_CLK
D28
E26
F29
E29
F25
F28
D29
I2C
IIC1_SCL
IIC1_SDA
IIC2_SCL/CE_PB22
IIC2_SDA/CE_PB21
G27
H28
H25
H26
<Value>

U?E


CFG_TSEC1_PRTCL0/TSEC1_TXD0
CFG_IO_PORTS2/TSEC1_TXD1
CFG_IO_PORTS1/TSEC1_TXD2
CFG_IO_PORTS0/TSEC1_TXD3
TSEC1_TX_EN
CFG_ROM_LOC3/TSEC1_TX_ER
TSEC1_TX_CLK/TSEC1_GTX_CLK125
TSEC1_GTX_CLK
AD24
AE25
AH28
AJ25
AH24
AF23
AJ24
AG25
eTSEC1
TSEC1_RXD0
TSEC1_RXD1
TSEC1_RXD02
TSEC1_RXD3
TSEC1_RX_DV
TSEC1_RX_ER
TSEC1_RX_CLK
AH25
AD21
AE22
AJ28
AJ26
AH23
AG26
CFG_ROM_LOC2/TSEC3_TXD0
CFG_ROM_LOC1/TSEC3_TXD1
CFG_ROM_LOC0/TSEC3_TXD2
CFG_TSEC1_PRTCL1/TSEC3_TXD3
TSEC3_TX_EN
TSEC3_TX_CLK
TSEC3_GTX_CLK
AE21
AD23
AD22
AF22
AB24
AE27
AB25
eTSEC3
TSEC1_RXD04/TSEC3_RXD00
TSEC1_RXD05/TSEC3_RXD01
TSEC1_RXD06/TSEC3_RXD02
TSEC1_RXD07/TSEC3_RXD03
TSEC1_CRS/TSEC3_RX_DV
TSEC3_RX_ER
TSEC1_COL/TSEC3_RX_CLK
(TSEC3) EC_GTX_CLK125
AE24
AJ23
AH22
AG23
AJ27
AD25
AH26
AF24
CFG_TSEC_REDUCE/EC_MDC
EC_MDIO
MANAGEMENT
AD20
AJ21
CFG_SRDS_REFCLK/TSEC1588_ALARMOUT1
CFG_SGMII3/TSEC1588_ALARMOUT2
CFG_DDR_PLL1/TSEC1588_PULSEOUT1
CFG_DDR_PLL2/TSEC1588_PULSEOUT2
CFG_DDR_PLL0/TSEC1588_CLK_OUT
TSEC1588_TRIGIN1
TSEC1588_TRIGIN2
TSEC1588_CLK_IN
IEEE1588
AE20
AJ20
AH21
AJ22
AG22
AH20
AG20
AG21

<Value>

U?F


USB
USB_D00
USB_D01
USB_D02
USB_D03
USB_D04
USB_D05
USB_D06
USB_D07
USB_DIR
USB_STP
USB_NXT
USB_CLK
USB_PWRFAULT
C26
A26
A27
D26
B25
B28
C25
C28
A28
B29
B26
D27
C29
DUART
UART_SIN0
UART_SOUT00
UART_CTS00
CFG_TSEC3_PRTCL0/UART_RTS0
UART_SIN01/CE_PB16
CFG_CORE1_PLL1/CE_PB17/UART_SOUT1
UART_CTS01/CE_PB14
CFG_TSEC3_PRTCL1/CE_PB15/UART_RTS1
H29
J26
J28
J29
G24
J25
H24
J24

<Value>

U?G


SYSTEM CONTROL & I/Os
SCAN_MODE W27
TEST_SEL AA28
NC20 E16
NC21 E15
TRIG_IN AB28
TRIG_OUT U28
MSRCID00/LB_MSRCID00/PLL_PER_OUT0/CE_PB23 P28
MSRCID01/LB_MSRCID01/PLL_PER_OUT1/CE_PB24 R27
MSRCID02/LB_MSRCID02/PLL_PER_OUT2/CE_PB25 P27
MSRCID03/LB_MSRCID03/PLL_PER_OUT3/CE_PB26 P26
MSRCID04/LB_MSRCID04/PLL_UP_DN/CE_PB27 N26
MDVAL/LB_MDVAL/PLL_PER_VALID/CE_PB28 M24
DMA1_DREQ00 Y28
DMA1_DACK00 T28
DMA1_DDONE00 T26
CE_PB18 W28
CFG_MEM_DEBUG/CE_PB19 T29
CFG_DDR_DEBUG /CE_PA29 Y29
IRQ00 L24
IRQ01 K26
IRQ02 K29
IRQ03 N25
IRQ04 L26
IRQ05 L29
CE_PB10 K27
IRQ_OUT N29
CE_PB4 R28
CE_PB6 R26
CE_PB11 P29
CE_PB7 N24
CE_PB5 U29
CE_PB0 R24
CE_PA31 R29
CE_PB1 R25
SDHC_CD/CE_PB12 F22
SDHC_WP/CE_PB13 A24
USB_PCTL0/CE_PB8 A25
USB_PCTL1/CE_PA15 D24
CE_PB29 F23
CE_PB30 E23
CE_PB31 F24
CE_PC0 E24
LVDD_VSEL M28
BVDD_VSEL0 M29
BVDD_VSEL1 M27
CVDD_VSEL0 L28
CVDD_VSEL1 L27
MCP0 AA27
MCP1 M25
UDE0 J27
UDE1 K28
TDI T25
TDO V28
TCK V29
TMS U26
TRST V26
CKSTP_IN0 AA29
CKSTP_IN1 AB29
CKSTP_OUT0 V25
CKSTP_OUT1 Y27
HRESET W25
HRESET_REQ U24
SRESET W24
SYSCLK W29
DDRCLK AC9
RTC K24
CLK_OUT T24
ASLEEP U25
CFG_CORE1_PLL2/READY_P1 W26
CFG_DRAM_TYPE AF27
CFG_IO_PORTS3 AE29

<Value>


U?H
K15
K16
K17
K18
K19
K20
L20
M20
N10
N20
P10
P20
R10
R20
T10
T20
U10
U20
V10
V20
W10
W20
Y11
Y12
Y18
Y19
Y20
VDD6
VDD7
VDD8
VDD9
VDD10
VDD11
VDD13
VDD15
VDD16
VDD17
VDD18
VDD19
VDD20
VDD21
VDD22
VDD23
VDD24
VDD25
VDD26
VDD27
VDD28
VDD29
VDD30
VDD31
VDD32
VDD33
VDD34
VDDC (CORE1)
K14
K13
K10
K11
K12
L10
M10
VDD5
VDD4
VDD1
VDD2
VDD3
VDD12
VDD14
VDD (CORE2)
F13
G6
NC103
NC1
K23
L25
N27
P25
U27
Y26
OVDD1
OVDD2
OVDD3
OVDD4
OVDD5
OVDD6
B24
C12
C14
C16
C22
D18
G20
BVDD1
BVDD2
BVDD3
BVDD4
BVDD5
BVDD6
BVDD7
Y23
AC21
AC25
AC27
AE23
AF21
AF25
AH27
AH29
LVDD1
LVDD2
LVDD3
LVDD4
LVDD5
LVDD6
LVDD7
LVDD8
LVDD9
AVDD_LBIU
AVDD_CORE1
AVDD_CORE0
AVDD_PLAT
AVDD_DDR
AVDD_SRDS
NC102
F15
F16
V24
Y10
AD14
F14
SVDD1
SVDD2
SVDD3
SVDD4
SVDD5
SVDD6
AG16
AH13
AH17
AJ11
AJ15
AJ19
XVDD1
XVDD2
XVDD3
XVDD4
XVDD5
XVDD6
AD13
AD17
AE11
AE19
AF14
AF16
GVDD1
GVDD2
GVDD3
GVDD4
GVDD5
GVDD6
GVDD7
GVDD8
GVDD9
GVDD10
GVDD11
GVDD12
GVDD13
GVDD14
GVDD15
GVDD16
GVDD17
GVDD18
GVDD19
GVDD20
GVDD21
GVDD22
GVDD23
GVDD24
GVDD25
GVDD26
GVDD27
GVDD28
GVDD29
GVDD30
GVDD31
GVDD32
GVDD33
GVDD34
GVDD35
A2
B8
B11
C7
C9
D3
E7
F9
G10
H2
K3
K7
L2
L3
L4
N3
N6
P4
R2
U3
V5
W3
Y2
AA2
AA3
AA5
AA7
AB6
AD5
AD9
AE3
AF4
AG6
AG8
AJ2
CVDD1
CVDD2
CVDD3
C27
E25
E27
FA_VDD/GND
AH10
FA_ANALOG_G_V/GND
AD10
FA_ANALOG_PIN/GND
AJ10
<Value>


U?I
A1
A29
B5
B14
B27
C6
C8
C11
C18
C24
D16
D22
D25
E3
E28
F7
G5
G9
G21
H3
H27
J7
J23
K4
K25
L1
L11
L12
L13
L14
L15
L16
L17
L18
L19
M3
M4
M6
M11
M12
M13
M14
M15
M16
M17
M18
M19
M26
N2
N11
N12
N13
N14
N15
N16
N17
N18
N19
N28
P5
P11
P12
P13
P14
P15
P16
P17
P18
P19
P24
R3
R11
R12
GND1
GND2
GND3
GND4
GND5
GND6
GND7
GND8
GND9
GND10
GND11
GND12
GND13
GND14
GND15
GND16
GND17
GND18
GND19
GND20
GND21
GND22
GND23
GND24
GND25
GND26
GND27
GND28
GND29
GND30
GND31
GND32
GND33
GND34
GND35
GND36
GND37
GND38
GND39
GND40
GND41
GND42
GND43
GND44
GND45
GND46
GND47
GND48
GND49
GND50
GND51
GND52
GND53
GND54
GND55
GND56
GND57
GND58
GND59
GND60
GND61
GND62
GND63
GND64
GND65
GND66
GND67
GND68
GND69
GND70
GND71
GND72
GND73
GND74
GND75
GND76
GND77
GND78
GND79
GND80
GND81
GND82
GND83
GND84
GND85
GND86
GND87
GND88
GND89
GND90
GND91
GND92
GND93
GND94
GND95
GND96
GND97
GND98
GND99
GND100
GND101
GND102
GND103
GND104
GND105
GND106
GND107
GND108
GND109
GND110
GND111
GND112
GND113
GND114
GND115
GND116
GND117
GND118
GND119
GND120
GND121
GND122
GND123
GND124
GND125
GND126
GND127
GND128
GND129
GND130
GND131
GND132
GND133
GND134
GND135
GND136
GND137
GND138
GND139
GND140
GND141
GND142
GND143
GND144
GND145
GND146
GND147
R13
R14
R15
R16
R17
R18
R19
T6
T11
T12
T13
T14
T15
T16
T17
T18
T19
T27
U11
U12
U13
U14
U15
U16
U17
U18
U19
V4
V11
V12
V13
V14
V15
V16
V17
V18
V19
V27
W2
W4
W11
W12
W13
W14
W15
W16
W17
W18
W19
Y3
Y6
Y7
Y13
Y17
Y25
AA6
AA23
AC3
AC10
AC20
AC24
AC28
AD3
AD6
AE9
AF20
AG3
AG5
AG7
AG24
AG27
AJ1
AJ29
F17
SGND1
SGND2
SGND3
SGND4
SGND5
SGND6
SGND7
SGND8
SGND9
SGND10
SGND11
XGND1
XGND2
XGND3
XGND4
XGND5
XGND6
XGND7
XGND8
NC104
AGND_SRDS
AG12
AG17
AG18
AG19
AH11
AH15
AH19
AJ13
AJ17
AG13
AG14
AD11
AD19
AE14
AE16
AF11
AF12
AF18
AG10
P6
AD15
<Value>