
U?A
A1 NC1
A2 NC2
AA5 NC3
AB5 NC4
AC13 NC5
AC16 NC6
AC17 NC7
AC18 NC8
AC5 NC9
AC8 NC10
B2 NC11
F5 NC12
G5 NC13
H5 NC14
K4 NC15
L5 NC16
N5 NC17
T5 NC18
W10 NC19
W16 NC20
W5 NC21
E13 NC22
E7 NC23
K5 NC24
D12 THERM1
E12 THERM0
MDQ0 AG5
MDQ1 AD6
MDQ2 AG3
MDQ3 AF3
MDQ4 AG6
MDQ5 AF6
MDQ6 AE5
MDQ7 AD5
MDQS0 AF4
MDQS0 AG4
MDM0 AF5
MDQ8 AE1
MDQ9 AE2
MDQ10 AB4
MDQ11 AC2
MDQ12 AD4
MDQ13 AD3
MDQ14 AC1
MDQ15 AC3
MDQS1 AD1
MDQS1 AD2
MDM1 AE3
MDQ16 AA4
MDQ17 W4
MDQ18 Y1
MDQ19 Y5
MDQ20 AB3
MDQ21 AB1
MDQ22 AA2
MDQ23 AA1
MDQS2 Y3
MDQS2 Y2
MDM2 AA3
MDQ24 V5
MDQ25 U4
MDQ26 U1
MDQ27 T4
MDQ28 W3
MDQ29 V3
MDQ30 U5
MDQ31 W1
MDQS3 V2
MDQS3 V1
MDM3 U2
MECC0 T1
MECC1 R4
MECC2 N4
MECC3 R1
MECC4 R5
MECC5 T3
MECC6 P3
MECC7 P5
MDQS8 P2
MDQS8 P1
MDM8 R2
MA0 E3
MA1 F1
MA2 H3
MA3 L2
MA4 F2
MA5 G1
MA6 J3
MA7 L1
MA8 H2
MA9 K3
MA10 C1
MA11 M1
MA12 L3
MA13 C3
MA14 M4
MA15 M5
MBA0 G3
MBA1 H4
MBA2 M3
MCS0 D3
MCS1 C2
MCKE0 N2
MCKE1 N1
MODT0 G4
MODT1 E5
MWE F3
MRAS E1
MCAS F4
MCK0 K2
MCK0 K1
MCK1 AG2
MCK1 AF2
MCK2 D1
MCK2 D2
MCK3 J2
MCK3 J1
MDIC0 B1
MDIC1 D4
MAPAR_OUT H1
MAPAR_ERR L4
MVREF J5
DDR2/3 CONTROLLER
<Value>



LAD0	B10
LAD1	C16
LAD2	A10
LAD3	A14
LAD4	C13
LAD5	C10
LAD6	A9
LAD7	A13
LAD8/CE_PA0	E18
LAD9	B3
LAD10	D9
LAD11	E8
LAD12	D11
LAD13	A3
LAD14	E9
LAD15	A8
LA16/CE_PA4	B16
LA17/CE_PA5	B17
LA18/CE_PA6	A15
LA19/CE_PA7	A20
LA20/CE_PA8	A5
LA21/CE_PA9	C15
LA22/CE_PA10	B4
LA23/CE_PA17	B19
LA24/CE_PA18	D18
LA25/CE_PA19	A17
LA26/CE_PA20	A18
LA27/CE_PA21	A16
LA28/CE_PA13	C18
LA29/CE_PA25	E19
LA30/CE_PA26	C19
LA31/CE_PA30	A19
$\overline{\text{LCS0}}$	D15
$\overline{\text{LCS1}}$	C6
$\overline{\text{LCS2}}$	D14
$\overline{\text{LCS3}}$	D17
$\overline{\text{LCS4}}$/CE_PA22	D6
$\overline{\text{LCS5}}$/CE_PA23	B8
$\overline{\text{LCS6}}$/CE_PA24	B7
$\overline{\text{LCS7}}$/CE_PA27	C9
$\overline{\text{LWE0}}$	B5
$\overline{\text{LWE1}}$/CE_PB9	C5
LBCTL/CE_PB20	B13
LALE	E10
LGPL0/CE_PA1	A4
LGPL1/CE_PA2	D8
LGPL2	B14
LGPL3/CE_PA3	D5
LGPL4	C7
LGPL5/CE_PA14	C12
LDP0/CE_PA11	A12
LDP1/CE_PA12	B11
LCLK0/CE_PA28	A7
LCLK1/CE_PA16	A6
CE_PB2	E11
CE_PB3	A11


U?C
SERDES X4
SD_TX0
SD_TX0
SD_TX1
SD_TX1
SD_TX2
SD_TX2
SD_TX3
SD_TX3
AF10
AG10
AD11
AE11
AD15
AE15
AF16
AG16
SD_RX0
SD_RX0
SD_RX1
SD_RX1
SD_RX2
SD_RX2
SD_RX3
SD_RX3
AD9
AE9
AF12
AG12
AF14
AG14
AD17
AE17
SD_REF_CLK
SD_REF_CLK
AD13
AE13
SD_PLL_TPA
SD_PLL_TPD
AC14
AC12
SD_IMP_CAL_RX
SD_IMP_CAL_TX
W12
W15
<Value>


U?D
SDHC
SPI
I2C
SDHC_CMD
F23
SDHC_CLK
D25
SDHC_DATA0
D26
SDHC_DATA1
F24
SDHC_DATA2
D27
SDHC_DATA3
G23
SPI_CS0/SDHC_DATA4
C25
SPI_CS1/SDHC_DATA5
E24
SPI_CS2/SDHC_DATA6
B27
SPI_CS3/SDHC_DATA7
B26
SPI_MOSI
C24
SPI_MISO
C27
SPI_CLK
D24
IIC1_SCL
E26
IIC1_SDA
E27
IIC2_SCL/CE_PB22
F26
IIC2_SDA/CE_PB21
F25
<Value>



U?E

eTSEC1	TSEC1_TXD0	AD25
	TSEC1_TXD1	AB23
	TSEC1_TXD2	AE27
	TSEC1_TXD3	AC22
	TSEC1_TX_EN	AD22
	TSEC1_TX_ER	AF23
	TSEC1_GTX_CLK125/TSEC1_TX_CLK	AC21
	TSEC1_GTX_CLK	AF26
	TSEC1_RXD0	AE24
	TSEC1_RXD1	AG22
	TSEC1_RXD2	AE23
	TSEC1_RXD3	AC24
	TSEC1_RX_DV	AE25
	TSEC1_RX_ER	AD21
	TSEC1_RX_CLK	AE26
eTSEC3	TSEC3_TXD0	AF21
	TSEC3_TXD1	AG26
	TSEC3_TXD2	AF24
	TSEC3_TXD3	AE22
	TSEC3_TX_EN	AD27
	TSEC3_TX_CLK	AB26
	TSEC3_GTX_CLK	AC26
	TSEC3_RXD0	AC23
	TSEC3_RXD1	AC20
	TSEC3_RXD2	AG23
	TSEC3_RXD3	AG24
	TSEC1_CRS/TSEC3_RX_DV	AF27
	TSEC3_RX_ER	AB25
	TSEC1_COL/TSEC3_RX_CLK	AD24
	(TSEC3) EC_GTX_CLK125	AG25
MANAGEMENT	EC_MDC	AG19
	EC_MDIO	AF19
IEEE1588	TSEC1588_ALARM_OUT1	AG20
	TSEC1588_ALARM_OUT2	AG18
	TSEC1588_PULSE_OUT1	AE20
	TSEC1588_PULSE_OUT2	AD19
	TSEC1588_CLK_OUT	AC19
	TSEC1588_TRIGIN1	AE19
	TSEC1588_TRIGIN2	AF20
	TSEC1588_CLK_IN	AG21

<Value>


U?F
USB
USB_D0 E22
USB_D1 A22
USB_D2 A23
USB_D3 D23
USB_D4 B22
USB_D5 A25
USB_D6 A24
USB_D7 E23
USB_DIR C22
USB_STP C23
USB_NXT B23
USB_CLK A26
USB_PWRFAULT B25
DUART
UART_SIN0 G25
UART_SOUT0 H25
UART_CTS0 F27
UART_RTS0 H23
UART_SIN1/CE_PB16 G24
UART_SOUT1/CE_PB17 G27
UART_CTS1/CE_PB14 G26
UART_RTS1/CE_PB15 H26
<Value>


U?G
SYSTEM CONTROL & I/Os
SCAN_MODE V27
TEST_SEL AA23
TRIG_IN AA27
TRIG_OUT T25
LB_MSRCID0/PLL_PER_OUT0/MSRCID0/CE_PB23 N25
LB_MSRCID1/PLL_PER_OUT1/MSRCID1/CE_PB24 P27
LB_MSRCID2/PLL_PER_OUT2/MSRCID2/CE_PB25 N26
LB_MSRCID3/PLL_PER_OUT3/MSRCID3/CE_PB26 M27
LB_MSRCID4/PLL_UP_DN/MSRCID4/CE_PB27 M26
LB_MDVAL/PLL_PER_VALID/MDVAL/CE_PB28 L26
DMA1_DREQ_0 V26
DMA1_DACK_0 R26
DMA1_DDONE_0 T27
CFG_MEM_DEBUG/CE_PB19 T24
CFG_DDR_DEBUG/CE_PA29 Y23
IRQ0 K23
IRQ1 J23
IRQ2 J26
IRQ3 L27
IRQ4 M23
IRQ5 L24
CE_PB10 J27
IRQ_OUT N24
CE_PB4 R25
CE_PB6 P23
CE_PB11 P24
CE_PB7 N23
CE_PB5 R27
CE_PB0 R23
CE_PA31 P25
CE_PB1 N27
CE_PB12/SDHC_CD C20
CE_PB13/SDHC_WP B20
CE_PB8/USB_PCTL0 A21
CE_PA15/USB_PCTL1 D20
CE_PB29 E20
CE_PB30 C21
CE_PB31 E21
CE_PC0 D21
LVDD_VSEL M25
BVDD_VSEL0 L23
BVDD_VSEL1 K27
CVDD_VSEL0 K24
CVDD_VSEL1 K25
MCP0 AA25
MCP1 L25
UDE0 H27
UDE1 J24
TDI V23
TDO W23
TCK U24
TMS U23
TRST W27
CKSTP_IN0 W26
CKSTP_IN1 Y27
CKSTP_OUT0 W25
CKSTP_OUT1 Y26
HRESET Y24
HRESET_REQ T26
SRESET Y25
SYSCLK U27
DDRCLK AC7
RTC J25
CLK_OUT U25
ASLEEP V25
READY_P1 AA24
CFG_DRAM_TYPE AC27
CFG_IO_PORTS3 AB27
CE_PB18 V24
<Value>


U?H
K10 VDDC1
K14 VDDC2
K15 VDDC3
K16 VDDC4
K17 VDDC5
K18 VDDC6
N10 VDDC7
P10 VDDC8
R10 VDDC9
T10 VDDC10
U10 VDDC11
V10 VDDC12
V11 VDDC13
V12 VDDC14
V16 VDDC15
V17 VDDC16
V18 VDDC17
L18 VDDC18
M18 VDDC19
N18 VDDC20
P18 VDDC21
R18 VDDC22
T18 VDDC23
U18 VDDC24
VDDC (CORE1)
K11 VDD1
K12 VDD2
K13 VDD3
L10 VDD4
M10 VDD5
VDD (CORE2)
M19 OVDD1
N19 OVDD2
P19 OVDD3
R19 OVDD4
U19 OVDD5
C11 BVDD1
C14 BVDD2
C17 BVDD3
C8 BVDD4
J9 BVDD5
J10 BVDD6
J11 BVDD7
J12 BVDD8
J13 BVDD9
J14 BVDD10
J15 BVDD11
J16 BVDD12
J17 BVDD13
E6 BVDD14
E15 BVDD15
W17 LVDD1
W18 LVDD2
W19 LVDD3
AE21 LVDD4
V19 LVDD5
AC25 LVDD6
AVDD_CORE0 E16
AVDD_CORE1 E14
AVDD_PLAT T19
AVDD_DDR W11
AVDD_SRDS W13
AVDD_LBIU
SVDD_SRDS1 V13
SVDD_SRDS2 V15
SVDD_SRDS3 AD8
SVDD_SRDS4 AD14
SVDD_SRDS5 AE12
SVDD_SRDS6 AE18
SVDD_SRDS7 AG8
SVDD_SRDS8 AF8
SVDD_SRDS9 AF11
SVDD_SRDS10 AF13
SVDD_SRDS11 AF15
XVDD_SRDS1 V14
XVDD_SRDS2 AD10
XVDD_SRDS3 AD16
XVDD_SRDS4 AF9
XVDD_SRDS5 AF17
GVDD1 K9
GVDD2 L9
GVDD3 M9
GVDD4 N9
GVDD5 P9
GVDD6 R9
GVDD7 T9
GVDD8 U9
GVDD9 V9
GVDD10 W9
GVDD11 AE6
GVDD12 AC4
GVDD13 N3
GVDD14 U3
GVDD15 R3
CVDD1 J18
CVDD2 J19
CVDD3 L19
CVDD4 K19
<Value>


U?I
L11
GND1
M11
GND2
N11
GND3
P11
GND4
R11
GND5
T11
GND6
U11
GND7
L12
GND8
M12
GND9
N12
GND10
P12
GND11
R12
GND12
T12
GND13
U12
GND14
L13
GND15
M13
GND16
N13
GND17
P13
GND18
R13
GND19
T13
GND20
U13
GND21
L14
GND22
M14
GND23
N14
GND24
P14
GND25
R14
GND26
T14
GND27
U14
GND28
L15
GND29
M15
GND30
N15
GND31
P15
GND32
R15
GND33
T15
GND34
U15
GND35
L16
GND36
M16
GND37
N16
GND38
P16
GND39
R16
GND40
T16
GND41
U16
GND42
L17
GND43
M17
GND44
N17
GND45
P17
GND46
R17
GND47
T17
GND48
U17
GND49
AF1
GND50
GND51
GND52
AG1
GND53
G2
GND54
M2
GND55
T2
GND56
W2
GND57
AB2
GND58
C4
GND59
E4
GND60
J4
GND61
P4
GND62
V4
GND63
Y4
GND64
AE4
GND65
B6
GND66
AC6
GND67
D7
GND68
AD7
GND69
B9
GND70
D10
GND71
B12
GND72
D13
GND73
B15
GND74
D16
GND75
B18
GND76
D19
GND77
B21
GND78
D22
GND79
AD20
GND80
AF22
GND81
T23
GND82
AD23
GND83
B24
GND84
H24
GND85
M24
GND86
R24
GND87
W24
GND88
AB24
GND89
E25
GND90
AF25
GND91
C26
GND92
K26
GND93
P26
GND94
U26
GND95
AA26
GND96
AD26
GND97
A27
GND98
AG27
GND99
AE7
GND100
AF7
GND101
AG7
GND102
E2
SGND_SRDS1
AF18
SGND_SRDS2
AG11
SGND_SRDS3
AE14
SGND_SRDS4
AD18
SGND_SRDS5
AC9
SGND_SRDS6
AD12
SGND_SRDS7
AC10
SGND_SRDS8
AG15
SGND_SRDS9
AG13
SGND_SRDS10
AE8
XGND_SRDS1
AC11
XGND_SRDS2
AC15
XGND_SRDS3
AE10
XGND_SRDS4
AE16
XGND_SRDS5
AG9
XGND_SRDS6
AG17
AGND_SRDS
W14
<Value>