



## Differences Between S12 And S12X Cores

Attribute	S12X Cores			S12 Core
	S12XD-- New! (XB and XD Families)	S12XE -- New! (XE Family)	S12XS -- New! (XS Family)	S12 -- Legacy (C, D, H, Q, and R Families)
Bus Speed	40 MHz	50 MHz	40 MHz	25 MHz
CPU	16-bit CPU12XV1	16-bit CPU12XV2	16-bit CPU12XV2	16-bit CPU12
Debug	<ul style="list-style-type: none"> <li>- BDM (enhanced to support global paging accesses)</li> <li>- DBG Debugger monitor CPU</li> <li>- XGATE busses and four comparators</li> </ul>	<ul style="list-style-type: none"> <li>- BDM (enhanced to support global paging accesses)</li> <li>- DBG Debugger monitor CPU</li> <li>- XGATE busses and four comparators</li> </ul>	<ul style="list-style-type: none"> <li>- BDM (enhanced to support global paging accesses)</li> <li>- DBG Debugger monitor CPU</li> </ul>	<ul style="list-style-type: none"> <li>- BDM (Single-wire background debug)</li> </ul>
System Protection Features	<ul style="list-style-type: none"> <li>- Low-voltage detect/interrupt</li> </ul>	<ul style="list-style-type: none"> <li>- Memory Protection Unit (MPU) to protect undesired accesses</li> <li>- Low-voltage detect/interrupt on all devices in family</li> <li>- Error Correction Code</li> </ul>	<ul style="list-style-type: none"> <li>- Low voltage detect/interrupt on all devices in family</li> <li>- Error Correction Code</li> </ul>	<ul style="list-style-type: none"> <li>- Low voltage detect/interrupt</li> </ul>
Oscillator Choices	<ul style="list-style-type: none"> <li>- Loop controlled or full swing Pierce (XOSC) circuitry enhanced to dynamically control gain of the output amplitude for low harmonic distortion</li> <li>- Low power and good noise immunity</li> <li>- Eliminates bias resistor</li> </ul>	<ul style="list-style-type: none"> <li>- Loop controlled or full swing Pierce (XOSC) circuitry enhanced to dynamically control gain of the output amplitude for low harmonic distortion</li> <li>- Low power and good noise immunity</li> <li>- Eliminates bias resistor</li> </ul>	<ul style="list-style-type: none"> <li>- Loop controlled or full swing Pierce (XOSC) circuitry enhanced to dynamically control gain of the output amplitude for low harmonic distortion</li> <li>- Low power and good noise immunity</li> <li>- Eliminates bias resistor</li> </ul>	<ul style="list-style-type: none"> <li>- Colpitts of Full swing Pierce</li> </ul>
Clock	<ul style="list-style-type: none"> <li>- Phased Lock Loop (PLL)</li> </ul>	<ul style="list-style-type: none"> <li>- Phase Lock Loop (PLL) enhanced circuitry for elimination of external components</li> </ul>	<ul style="list-style-type: none"> <li>- Phase Lock Loop (PLL) enhanced circuitry for elimination of external components</li> </ul>	<ul style="list-style-type: none"> <li>- Phase Lock Loop (PLL)</li> </ul>
Analog to Digital Converter (ADC)	<ul style="list-style-type: none"> <li>- 8/10 bit resolution, 7<math>\mu</math>s conversion time</li> </ul>	<ul style="list-style-type: none"> <li>- 8/10/12 bit resolution, conversion time as low as 2.12<math>\mu</math>s</li> </ul>	<ul style="list-style-type: none"> <li>- 8/10/12 bit resolution, conversion time as low as 2.12<math>\mu</math>s</li> </ul>	<ul style="list-style-type: none"> <li>- 8/10 bit resolution, 7<math>\mu</math>s conversion time</li> </ul>
EEPROM	<ul style="list-style-type: none"> <li>- Small sector Flash to emulate EEPROM</li> </ul>	<ul style="list-style-type: none"> <li>- Emulated EEPROM with Data Flash and RAM buffer</li> </ul>	<ul style="list-style-type: none"> <li>- Small sector Flash to emulate EEPROM</li> </ul>	<ul style="list-style-type: none"> <li>- Small sector Flash to emulate EEPROM</li> </ul>
Timer	<ul style="list-style-type: none"> <li>- Enhanced Capture Time (ECT)</li> <li>- Timer (TIM)</li> <li>- Periodic Interrupt Timer (PIT)</li> </ul>	<ul style="list-style-type: none"> <li>- Enhanced Capture Time (ECT)</li> <li>- Timer (TIM)</li> <li>- Periodic Interrupt Timer (PIT)</li> </ul>	<ul style="list-style-type: none"> <li>- Enhanced Capture Time (ECT)</li> <li>- Timer (TIM)</li> <li>- Periodic Interrupt Timer (PIT)</li> </ul>	<ul style="list-style-type: none"> <li>- Enhanced Capture Timer (ECT)</li> <li>- Timer (TIM)</li> </ul>
XGATE	<ul style="list-style-type: none"> <li>- XGATE programmable high performance I/O co-processor module (up to 80 MIPS RISC performance)</li> </ul>	<ul style="list-style-type: none"> <li>- XGATE programmable high performance I/O co-processor module (up to 80 MIPS RISC performance)</li> </ul>	<ul style="list-style-type: none"> <li>- Not applicable</li> </ul>	<ul style="list-style-type: none"> <li>- Not applicable</li> </ul>
Interrupt Nesting	<ul style="list-style-type: none"> <li>- Enhanced Interrupt Module with eight levels</li> </ul>	<ul style="list-style-type: none"> <li>- Enhanced Interrupt Module with eight levels</li> </ul>	<ul style="list-style-type: none"> <li>- Enhanced Interrupt Module with eight levels</li> </ul>	<ul style="list-style-type: none"> <li>- Standard Interrupt module</li> </ul>