This course provides an introduction to RapidIO as it is applied on the PowerQUICC III family.
This course provides an introduction into the operation of RapidIO and how the RapidIO controller operates on the PowerQUICC III family of processors.

The training covers a brief overview of the protocol operation, Connections, Control symbols, Packet format, Controller addressing and memory map, Address translation and mapping, How the message unit controller operates, and an overview of the programming registers.
This is a block diagram of the MPC8560 showing all the major blocks, and in particular the RapidIO.

A significant feature to notice here is the connections. The RapidIO is connected into the 8560 via OCeaN, and OCeaN connects the PCI bus; DMA controller; and core block. For that reason data associated with those devices can be routed via the RapidIO.
This slide indicates the documents used in generating this course material.
The RapidIO web site has all the specifications for the different layers. It’s important to be aware that each of those specifications deals with each individual layer as if it is independent, and so need to be taken in context. A good starting place for an overall view is the Interconnect specification.
## Features supported by the PowerQUICC III

- 8-bit interface as defined by the 8/16 LP-EP physical layer Spec.
- non-coherent I/O transactions (not GSM)
- message passing
- CRC16 based error detection
- Up to 256 byte data payloads
- Packet pacing/retry capability (throttle control)
- Only small size transport information field (tt = 0b00)[256 device ID]
- Error recovery, training, time-out support
- RapidIO error injection

These are the RapidIO features supported by the PowerQUICC III.

An eight bit interface as defined by the physical layer specification

non-coherent input output transactions. Unless the data is transferred to or from the core then the data is not cached, and the controller does not support global shared memory.
message passing
Error detection using sixteen bit CRC checking
Message payloads can be up to a maximum of 256 bytes
Packet pacing and retry capability to control data transfer rates known as throttle control.
The PowerQUICC III only supports the small size transport information field. In other words the identification field is eight bits allowing I.D. numbers from 0 to 255.
Error recovery, training, and time out support
For testing there is an error injection function.
Features not supported by the PowerQUICC III

- Large size transport information (tt = 0b01)
- tod-sync control symbols (treated as idles) [ref multi-cast control symbol]
- ATOMIC swap and ATOMIC test-and-swap transactions [MEMC doesn’t]
- Inbound buffer status is not reported (Max buffers is always reported)

I.D. numbers greater then eight bits are not supported.

tod-sync control symbols, which otherwise are used for multi-cast control, are not supported and are treated as idles.

Atomic swap and atomic test and swap transactions are not supported due to the memory controller not supporting them.

Inbound buffer status is not reported.
Modes of operation

- Transmit clock select mode - internal or receive clock [test only]
- CRC checking - enabled or disabled
- RapidIO transmission error checking - enabled or disabled
- RapidIO Port disable
- RapidIO Port power-down
- Accept all modes, disregard ID - “promiscuous”
- Packet Response time-out disable
- Link response time-out disable

The transmit clock input can be selected from an internal source or the receive clock. However, the receive clock should only be used for test mode because there is no PLL to ensure accurate tracking.

CRC can be disabled if required

Transmission error checking can be disabled

There are two methods to disable the RapidIO function. The port can simply be disabled which leaves the controller operational, or it can be powered down when it is totally non-operational and not draining power.

Accept all mode, which means it disregards I.D. numbers and receives all incoming data.

The packet response timer can be disabled so that there is no time out mechanism for long (or non-existent) responses.

The link response time can also be disabled offering the same feature for maintenance symbols.
Interrupts

The PIC can receive up to four different interrupt types from the RapidIO controller:
- Inbound port-write/error interrupt
- Doorbell inbound interrupt
- Outbound message interrupt
- Inbound message interrupt

There are four possible interrupts generated by the RapidIO controller,

Inbound port-write and error conditions,
Doorbell inbound
Outbound message
and Inbound message

As will be seen subsequently, as with most of the functions of the PowerQUICC III, the interrupt service routine will have work to do to identify the exact nature of the service required.
## Protocol Overview

- **Protocol is made up of Packets and Control Symbols**
  - Packets provide logical transaction interface between endpoints
    - Packets are transmitted end to end in the system
    - example - read, write, message
    - Packets contain a transport address (Source and Destination)
  - Control Symbols provide the physical layer control for transactions
    - Control Symbols are transmitted between two adjacent devices
    - example - acknowledge, retry, end of packet
    - Control Symbols contribute to hardware based error recovery
    - Control Symbols can be embedded within packets’

RapidIO is made up of packets and control symbols where the packets provide a logical transaction interface between endpoints, and the control symbols provide the physical layer control for transactions.

Packets are transmitted end to end, and so the protocol has a point to point connection, not a bus.

For example transactions can be a data read, write, or pass a message.
Each packet contains transport information including source and destination identification.

Control symbols are transferred between two adjacent devices providing such information as acknowledging a previous transaction, requesting a retry due to failure to process the transaction, or indicating the end of a packet.
They contribute to hardware based error recovery and can be embedded in message packets.
This animation will show how the sequence of events takes place during a transaction. Here there are two endpoints with some switch fabric between. All transactions pass through the switch fabric, and there is a requirement for each transaction to be validated.

When an operation is issued by the master the controller provides two internal buffers to ensure that all transactions are dealt with before the operation is discarded.

A request packet is transferred to the switch fabric, so the switch will also allocate a buffer to this transaction to keep it until it has been safely passed on.

The switch acknowledges the transfer with an acknowledge symbol, and since the request has been dealt with the switch de-allocates the buffer, but also allocates another buffer for transferring the request onwards.

When the sender receives the acknowledgement indicating a successful transfer it’s buffer is de-allocated, but the request buffer remains.

This process ensures that the sender knows that the request was transferred to the next stage, but at this stage the request has not been responded to by the target.

The switch fabric forwards the request to the target, and in the same manner the target allocates a buffer to the transaction.

The target responds with an acknowledge symbol to the switch, which now knows that the packet has been successfully transferred, and so de-allocates it’s buffer, but the target keeps it’s buffer until the transaction has been responded to.

The target deals with the request and a response packet is issued to the switch, which allocates a buffer to the transaction to ensure it is not lost for some reason.

This could have been a read operation where the initiator was requesting data, and so now the target has fetched that data and is now sending it to the initiator.

The switch responds with an acknowledge symbol to the target, so now both buffers are de-allocated, and the switch forwards the packet through the fabric allocating a buffer for the next step.

The response packet is transferred to the initiator which again allocates a buffer to the transaction, and after responding with the acknowledgement both buffers are de-allocated.

When the operation is complete the initiator de-allocates the request buffer. As you can see each step of the operation has the safety of the knowledge that a transfer has been completed, and if an acknowledgement is not received can recognize the problem and retry the transfer using the buffer allocated. Not only is each individual step protected, but also the initiator is aware if and when the operation is completed, and can handle errors if recognized. Each transfer is provided with an acknowledgement identification so that they are independently recognizable.

To ensure that there is no confusion, a response packet cannot be transmitted before the request packet has been acknowledged. In reality there might not be a single operation from end to end as shown here, but a stream of requests and messages, and so the acknowledgement identification keeps track of which transactions have been dealt with, and each stage will allocate buffers for each transaction.
PowerQUICC III message passing

- Message and Doorbell Operations
  - Port based operations allowing devices to communicate with each other without direct visibility into each other’s address space
  - The receiver defines the memory location for the message to be buffered
- Doorbell
  - 16-bit message sent to target device
  - Useful for Interrupts
- Message
  - Inter-device communication through explicit messages instead of through direct memory access
  - A message can consist of up to 16 packets of up to 256 bytes (4k bytes max)
  - Supports all Mailboxes but only one.

Messages and doorbells are port based operations that allow devices to communicate with each other without visibility to each other’s address space.

The packet contains an identification value pertaining to the message, and the receiver defines the memory location for the message to be buffered.

A doorbell is a simple sixteen bit message sent to a target device, which is useful for generating an interrupt.

A message provides inter-device communication through explicit messages instead of direct memory access. It can consist of up to sixteen packets, where each packet can contain up to 256 bytes, enabling messages up to a maximum of four kilobytes.

The PowerQUICC III supports multiple mailboxes since any mailbox number can be received. However, because there is only one queue with no method of discriminating mailbox numbers there is no way this can be utilized.
This animation is a simplified view of how data is received in an inbox.

The RapidIO port is eight bits wide.

As data is received it is transferred into a sixty-four bit asynchronous boundary fifo, and when that is full the block is transferred to the protocol layer.

The protocol layer interprets the header information and checks the CRC value, and the data is transferred to the data buffer defined by the receiver.
This diagram indicates the connections required for the RapidIO ports on the PowerQUICC III.

There is one output port and one input port, and all signals are differential pairs, shown here as one black connection and one red, for each signal.

The transmit clock is connected to the receive clock of the other endpoint to maintain data synchronization.

The transmit frame is connected to the receive frame to identify symbol and packet boundaries,
and there are eight data connections.

With both a transmit and receive port this results in a total of forty connections for the RapidIO ports.
Packet start and control symbol delineation

<table>
<thead>
<tr>
<th>Data</th>
<th>Frame</th>
<th>Clock</th>
</tr>
</thead>
<tbody>
<tr>
<td>Control byte 0</td>
<td>Frame signal</td>
<td>Rising edge</td>
</tr>
<tr>
<td>Control byte 1</td>
<td>toggle</td>
<td>Rising edge</td>
</tr>
<tr>
<td>Control byte 0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Control byte 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Packet byte</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Packet byte</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Packet byte</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Packet byte</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Packet byte</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Control framing delineates the start of a packet of the ftype or ttype format. This only relates to control symbols, not to others such as those containing packet headers and data bytes. It does toggle for idle control symbols between packets.

This simplified timing diagram indicates the timing relationship of clock, frame and data byte signals at the transmitter. In the receiver the clock is delayed by ninety degrees so that the clock edge aligns to the center of the data.

All data transfers are aligned to thirty-two bit boundaries.

Framing is defined by the frame signal toggling, so every time the frame signal changes state, it indicates a frame boundary. The level of the frame signal holds no specific information, so for this example it’s possible the signal could have been inverted and still represent the same information.

This example indicates two bytes of control symbol. Control symbols are transferred with a bit inverted version of the same value to provide hardware error checking. If the inverted version does not provide the correct bit values then the receiver will signal an error.

In this case the frame signal toggles to indicate the start of the control symbol and then toggles again to indicate the start of an ftype or ttype packet.
In this example there is a control symbol followed by an idle state, and then another control symbol.

The frame signal toggles for the start of the control symbol, for the start of the idle, and again for the next control symbol. Had there been more idles then the frame would not toggle until the next control symbol or framing event.
Packet termination

Header marked end of packet

This example indicates a header marked end of packet. In other words the frame signal toggles when a new header is recognized, which is immediately following the end of the previous packet, and so signals to the controller that the previous packet is complete.

Packets may also be terminated with end-of-packet, restart-from-retry, link-request, or stomp control symbol.

If for any reason the receiver cannot service a packet it simply cancels it and responds with a packet retry acknowledgement. No error is generated. The transmitter is aware that the packet was not processed because of this acknowledgement and resends the packet.

If there are no further packets to transmit at this time then the transmitter transmits and end of packet symbol.
Packet pacing is controlled by inserting idle symbols into the packet stream. If the transmitter receives a throttle control symbol from the receiver, which indicates that the data rate should be slowed, the transmitter inserts the specified number of idle symbols into the packet stream.

This example shows a single idle symbol inserted after the first four bytes of the packet, and these will always be inserted on a thirty-two bit boundary.

The framing signal toggles for the start of the packet, and also for the start of the idle symbol. Notice that it does not toggle for the next part of the packet. However, if a subsequent idle symbol was added after more data in the packet then the frame signal would again toggle at the start of the next idle symbol.

There could be more than one idle symbol inserted at any point depending on the number requested.

For pacing the idle symbols are not included in the packet CRC calculation.

As in all cases the idle symbol consists of sixteen bits of symbol followed by the inverse bit value.
Control symbols can be embedded anywhere in a packet in the same way as pacing control symbols.

These are not included in the CRC calculation for the packet.

The frame signal toggles at the start of the control symbol.
Acknowledgment control symbols - Packet-accepted

Acknowledges that the receiver has accepted the packet indicated and the transmitter is released.
Only sent when a complete, error free packet has been received.
Device cannot issue more than eight unacknowledged packets

<table>
<thead>
<tr>
<th>Bit</th>
<th>Packet ackID</th>
<th>Buf status</th>
<th>Packet ackID</th>
<th>Buf status</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>000000</td>
<td>11110</td>
<td>10000000</td>
<td>11111</td>
</tr>
<tr>
<td>2</td>
<td>3</td>
<td>0</td>
<td>4</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>000000</td>
<td>11110</td>
<td>5</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>6</td>
<td>0</td>
<td>7</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>000000</td>
<td>11110</td>
<td>8</td>
<td>0</td>
</tr>
<tr>
<td>6</td>
<td>9</td>
<td>0</td>
<td>10</td>
<td>0</td>
</tr>
<tr>
<td>7</td>
<td>000000</td>
<td>11110</td>
<td>11</td>
<td>0</td>
</tr>
<tr>
<td>8</td>
<td>12</td>
<td>0</td>
<td>13</td>
<td>0</td>
</tr>
<tr>
<td>9</td>
<td>000000</td>
<td>11110</td>
<td>14</td>
<td>0</td>
</tr>
<tr>
<td>10</td>
<td>15</td>
<td>0</td>
<td>16</td>
<td>0</td>
</tr>
<tr>
<td>11</td>
<td>000000</td>
<td>11110</td>
<td>17</td>
<td>0</td>
</tr>
<tr>
<td>12</td>
<td>18</td>
<td>0</td>
<td>19</td>
<td>0</td>
</tr>
<tr>
<td>13</td>
<td>000000</td>
<td>11110</td>
<td>20</td>
<td>0</td>
</tr>
<tr>
<td>14</td>
<td>21</td>
<td>0</td>
<td>22</td>
<td>0</td>
</tr>
<tr>
<td>15</td>
<td>000000</td>
<td>11110</td>
<td>23</td>
<td>0</td>
</tr>
<tr>
<td>16</td>
<td>24</td>
<td>0</td>
<td>25</td>
<td>0</td>
</tr>
<tr>
<td>17</td>
<td>000000</td>
<td>11110</td>
<td>26</td>
<td>0</td>
</tr>
<tr>
<td>18</td>
<td>27</td>
<td>0</td>
<td>28</td>
<td>0</td>
</tr>
<tr>
<td>19</td>
<td>000000</td>
<td>11110</td>
<td>29</td>
<td>0</td>
</tr>
<tr>
<td>20</td>
<td>30</td>
<td>0</td>
<td>31</td>
<td>0</td>
</tr>
</tbody>
</table>

Buf status = 1111
Buffer status is not reported

Packet ackID originates from the packet header PMR
Buf status normally returns an indication of how many buffers are available for flow control, enabling transmitter to modify transfer rate if necessary.

Every packet causes an acknowledge control symbol with the corresponding AckID
Devices return acknowledge control symbols in same order as received

As indicated earlier there are control symbols transferred between end points of which there are several different types, and the following slides indicate what they do and their composition.

The operating sequence demonstrated that for every transaction an acknowledgment is returned, and this diagram shows the packet accepted symbol.

The bits shown in yellow are pre-defined, and as you can see the latter half shows a bit inversion of the first half.
Two pieces of information are contained within the symbol, the packet identification number that relates to the packet it relates to, which originates from the received packet header, and buffer status.
The RapidIO specification for buffer status provides the means of indicating how many buffers are available to enable flow control, but in the PowerQUICC III the value is always set to “1111” since buffer status is not reported.

Although it’s possible for packets to be received out of order due to some error condition, AckID symbols must be returned in order. If they are not this results in an error.

A device cannot issue more than eight unacknowledged packets, and so if this should occur then an error will be generated.
Acknowledgment control symbols - Packet-retry

Signals that the receiver was unable to accept the packet indicated due to a temporary resource conflict and the transmitter should resend it.

This can be sent any time after the start of a packet, allowing the possibility of reducing bandwidth wastage, by avoiding transmission of rejected packets.

The packet retry symbol signals that the receiver was unable to accept the packet due to a temporary resource conflict and so the transmitter should resend it.

If the conflict should occur soon after the reception of the packet starts this symbol can be sent as soon as resources allow to reduce bandwidth wastage.

Again the yellow bits are predefined, only the packet identification value is returned so that the transmitter is aware of which packet it relates to.
Acknowledgment control symbols - Packet-not-accepted

Signals that the receiver was unable to accepted the packet indicated due to an error and the transmitter should resend it. This can be sent any time after the start of a packet, allowing the possibility of reducing bandwidth wastage, by avoiding transmission of rejected packets.

<table>
<thead>
<tr>
<th>Cause</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>Internal error</td>
</tr>
<tr>
<td>001</td>
<td>Received unexpected ackID on packet</td>
</tr>
<tr>
<td>010</td>
<td>Received error on control symbol</td>
</tr>
<tr>
<td>011</td>
<td>Non-maintenance packet reception is stopped</td>
</tr>
<tr>
<td>100</td>
<td>Received bad CRC on packet</td>
</tr>
<tr>
<td>101</td>
<td>Received S-bit parity error on packet/control symbol</td>
</tr>
<tr>
<td>110</td>
<td>Reserved</td>
</tr>
<tr>
<td>111</td>
<td>General error</td>
</tr>
</tbody>
</table>

This indicates that the packet was not accepted due to an error and must be resent. In this case the cause of rejection is indicated, which could be due to some internal error in the receiver, an unexpected identification value, control symbol error, only maintenance packets are being received at present, either a packet CRC error or header S bit parity error was recognized, and general error simply relates to any other error.

In particular this highlights that the receiver tracks packet identification and knows what to expect.

The control symbol error results from the bit inversion not matching the first sixteen bits.
Packet control symbols provide packet delineation, transmission, pacing, and other link interface controls. They include throttle, stomp, restart-from-retry control symbols, idle, end-of-packet, and multi-cast-event control symbols. The content field is dependent on the type of control symbol.

The table indicates the type of control symbol and the content information for each. Notice that for the stomp and restart-from-retry the content is not used and is cleared.

In the case of throttle control the content value returns the number of idle symbols to insert as a binary power scale, as well as an indication to align-to-drift to synchronize the clock, and to stop inserting idles.
**Link maintenance control symbols - Link-request**

To maintain links, link_request control symbols issue commands or request status. They cannot be embedded in a packet.

Link request training control symbols are followed by at least one idle symbol.

<table>
<thead>
<tr>
<th>cmd</th>
<th>code</th>
<th>content</th>
</tr>
</thead>
<tbody>
<tr>
<td>Send training</td>
<td>000</td>
<td>Send 256 iterations of training pattern</td>
</tr>
<tr>
<td>Reserved</td>
<td>001</td>
<td></td>
</tr>
<tr>
<td>Reset</td>
<td>010</td>
<td></td>
</tr>
<tr>
<td>Input-status</td>
<td>100</td>
<td>Return input port status (restart from error)</td>
</tr>
<tr>
<td>Reserved</td>
<td>101</td>
<td></td>
</tr>
<tr>
<td>Reserved</td>
<td>110</td>
<td></td>
</tr>
<tr>
<td>Reserved</td>
<td>111</td>
<td></td>
</tr>
</tbody>
</table>

To maintain the connection links the link request issues commands or requests status for the system, offering three possibilities.

To synchronize the link the send training command is used, the receiving device can be reset, or status information for the port can be requested.

These cannot be embedded in a packet, and must be followed by at least one idle symbol.
Devices responded to a link-request with link_response symbols. This can be embedded in a packet.

<table>
<thead>
<tr>
<th>link-status</th>
<th>code</th>
<th>description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error</td>
<td>0010</td>
<td>Unrecoverable error encountered</td>
</tr>
<tr>
<td>retry-stopped</td>
<td>0100</td>
<td>Port has stopped due to retry</td>
</tr>
<tr>
<td>error-stopped</td>
<td>0101</td>
<td>Port has stopped due to transmission error</td>
</tr>
<tr>
<td>OK, ackID 0 - 7</td>
<td>1000-1111</td>
<td>Device with ID = lsbs working properly</td>
</tr>
<tr>
<td>Reserved</td>
<td>all other codes</td>
<td></td>
</tr>
</tbody>
</table>

The acknowledge I.D. status indicates the I.D. of the next expected packet.

When a link maintenance request is received a link response is returned. This can indicate an unrecoverable error, stopped due to a retry, or a transmission error, or the device is working properly, in which case the device number is provided in the lower significant three bits of the code. For example if this was the response indicating that device three was o.k. then the link status value would be “1011”, where the least significant three bits define the device number.
A training pattern is needed to set up the input port to sample information correctly by centering clock to data eye. This shows the training pattern.

All other activity must be stopped before a training pattern is issued, so it cannot be embedded in a packet.

When the send training link request is received a training pattern is transmitted to align the clock in the receiver to the center of the data to ensure accurate sampling. The pattern is shown here, and 256 iterations are used.

Before this operation can proceed all other activity must be stopped.

Notice that each half of the pattern is defined by the framing signal.

One feature of RapidIO that should be apparent to you by now is that the interface is never static.

If no control symbols or message packets are transferred then idle symbols are.
### Packet Formats

<table>
<thead>
<tr>
<th>Transaction type</th>
<th>Packet type</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Implementation</td>
<td>0</td>
<td>Defined by the device implementation</td>
</tr>
<tr>
<td>Reserved</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>ATOMIC</td>
<td>2</td>
<td>Read-modify-write operation on a specific address</td>
</tr>
<tr>
<td>NREAD</td>
<td>2</td>
<td>Read specified address</td>
</tr>
<tr>
<td>Reserved</td>
<td>3-4</td>
<td></td>
</tr>
<tr>
<td>ATOMIC</td>
<td>5</td>
<td>Not implemented on PQIII</td>
</tr>
<tr>
<td>nwite</td>
<td>5</td>
<td>Write specified address</td>
</tr>
<tr>
<td>nwite R</td>
<td>5</td>
<td>Write specified address, notify source of completion</td>
</tr>
<tr>
<td>SWRITE</td>
<td>6</td>
<td>Write specified address (DW only - simpler header)</td>
</tr>
<tr>
<td>Reserved</td>
<td>7</td>
<td></td>
</tr>
<tr>
<td>MAINTENANCE</td>
<td>8</td>
<td>Read or write device configuration registers and perform other system maintenance tasks</td>
</tr>
<tr>
<td>Reserved</td>
<td>9</td>
<td></td>
</tr>
<tr>
<td>DOORBELL</td>
<td>10</td>
<td>Send a short message (interrupt)</td>
</tr>
<tr>
<td>MESSAGE</td>
<td>11</td>
<td>Send a message</td>
</tr>
<tr>
<td>RESPONSE</td>
<td>13</td>
<td></td>
</tr>
</tbody>
</table>

Now that the control symbols have been identified the packet formats can be discussed.

This table shows all the packet types defined by the RapidIO specification, and those supported by the PowerQUICC III.

Type two packets are the ATOMIC, which is a read modify write operation on a specific address, and NREAD transaction which is a read of a specific address.

For example if the processor, or a controller within the PowerQUICC III, requests a read of data from an address that happens to align to the RapidIO space the controller will provide an NREAD transaction, requesting data from an external device that it is connected to.

Type five packets relate to either an NWRITE transaction, which writes data to a specific address, or an NWRITE with response, which does the same thing but also returns a notification that the write has completed.

Type six packets are similar, but simpler than type five in that they perform a streaming write to a specified address, which always transfers double words of thirty-two bits. Because they are always aligned less information is required in the header to define the data size and location.

Type eight packets are for maintenance, either reading or writing configuration registers or system maintenance tasks.

Type ten packets are doorbells. These offer a similar function to their namesake, effectively a request for attention. They contain sixteen bits of information which can be useful to an interrupt service routine.

Type eleven packets are messages, and type thirteen are the response to a message.
This diagram shows the format for a type two packet, which is indicated in bits twelve through fifteen. The first ten bits provide the physical maintenance field, shown in more detail above. Some bits are pre-defined but three bits provide the acknowledge I.D. for tracking the transaction acknowledgement. These are a simple number which is automatically incremented for each packet transmitted.

The PMF also provided the packet priority.

The first six bits of the PMF are not used in the CRC calculation for the packet, having their own parity check.

(tt) is the transport field which is always zero for the PowerQUICC III which uses the small size transport size, providing device I.D. numbers up to 255.

Target I.D. indicates the destination device, and the Source I.D. identifies which end point originated the transaction. The source I.D. is provided by the architectural Base Device I.D. Command and Status Register, and originates from hardware configuration.

(ttype) provides the actual read type code used by the receiver controller to provide the correct operation.

Read size defines the data size of the operation.

Source transaction I.D. provides identification of this transaction to ensure that the response is correctly associated to the request.

The address field provides the most significant twenty-nine bits of the thirty-two bit address of the data requested.

(W) is a value which is used by the controller in conjunction with the data size to define the most significant byte lane of the data access.

(Xadd) provides the two most significant address bits of the thirty-four bit RapidIO address.

The last sixteen bits provide the CRC value for the packet.

This packet always consists of twelve bytes.
Type 5 packet format

This is a write packet that always contains a data payload, which could be multiple double-word values, or a single double-word or less. The write size contains a code defining the payload size.

<table>
<thead>
<tr>
<th>Physical Maintenance Field</th>
<th>tt</th>
<th>0101</th>
<th>Target ID</th>
<th>Source ID</th>
</tr>
</thead>
<tbody>
<tr>
<td>ttype</td>
<td>Write size</td>
<td>Source Transaction ID</td>
<td>Address</td>
<td></td>
</tr>
<tr>
<td>Address</td>
<td>W Addr</td>
<td>Data</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data</td>
<td>CRC</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Packets not aligned to 32-bit boundary are padded with 16 bits of ‘0’.

This is a write packet and so always contains a data payload. The payload consists of at least one double word value and could be multiples.

In all headers bits twelve through fifteen indicate the packet type, in this case five.

The majority of the fields contain very similar information to the type two packet.

ttype defines the type of write, and the write size defines the data size to write.

The minimum size of data in the packet is thirty-two bits, even if only a single byte is to be written, and padding will be applied as necessary, and the data could be up to sixteen bytes in double word increments. For data not aligned to the thirty-two bit boundary padding is applied to meet the alignment rules.
**Type 6 packet format**

This is a special purpose packet called a streaming write, and is only used for the SWRITE transaction. It always contains a data payload, with a minimum of one double-word and up to 256 bytes. Since it only relates to one transaction type the ttype size and transaction ID are not required.

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
| Physical Maintenance Field | tt | 0 | 1 | 1 | 0 | Target ID | Source ID |

The type six packet is simply a variation of the type five packet, providing a simpler function for what is called a streaming write transaction.

SWRITE is a double word only transaction, and so requires less information for data handling.

Neither NWRITE nor SWRITE transactions receive a response, so there is no notification to the sender that the data has been handled by the receiver, although the acknowledgement from the next port does indicate that the data has been successfully transferred to the fabric. Had the transaction not been successfully transferred on then the acknowledgement process should ensure a retry.

NWRITE_R however does provide a response.
Maintenance packets are used for accessing architectural registers and data structures, and serves for both request and response. They only contain data payloads for both read and write accesses, and registers are always accessed in 4-byte or 8-byte multiples up to a maximum of 64-bytes, while data transfers are 8-byte multiples.

These transactions can be for the switch fabric, which have the same memory map structure as the end points. Since there is no mechanism for directly addressing a switch the location for this transaction is defined by the number of connection hops required to reach the defined switch, and configuration offset indicates the offset into the memory map to the destination.

For an example of this click on the hop count field.

The type of transaction requested is defined by ttype defining either a read, write, or port write transaction. The read and write transactions can be specified as four byte, eight byte double words, or multiple double word quantities up to sixty-four bytes. Both of these transactions generate the appropriate maintenance response.

The port write does not guarantee delivery and has no associated response, and can be used for error indicators or status information for switches.
Type 8 packet format - maintenance response

Maintenance packets used for accessing CARs, CSRs, and data structures, and serves for both request and response. Only contains data payloads for both read and write accesses, and registers are always accessed in 4-byte or 8-byte multiples up to a maximum of 64-bytes, while data transfers are 8-byte multiples.

The response packet indicates the type of transaction being responded to in the ttype field, and the status of the transaction.

If this is the response to a read then the data for the read is in the packet.

For a write there is no data in the response packet.
Doorbell packets are used to generate interrupts if enabled. They never contain data payloads, and the information field can be utilized by software to provide information for the interrupt service routine.
Type 11 packet format - message

Message packets always contain double word data payloads. Any data not specified as multiples of eight bytes must be handled in software. Letter, mailbox, and message segment uniquely identifies the message.

<table>
<thead>
<tr>
<th>Physical Maintenance Field</th>
<th>Tt 1 0 1 1</th>
<th>Target ID</th>
<th>Source ID</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Letter, mailbox, and message segment uniquely identifies the message. The message segment is the count of each segment sent out which enables the receiver to determine which segments have been received, how many more are expected, if any have been lost or have been received out of order, and combined with the source size can calculate the address of the destination memory.

Letter and mailbox are from by the RapidIO specification, but actually have little meaning with respect to the PowerQUICC, since only one mailbox and one letter are used. There is no way of distinguishing these even though they can be specified.

When dealing with the PowerQUICC III be aware of the restrictions regarding mailbox and letter assignments, but since there is only one queue there is no way of utilizing the designations provided.
Response packets are always returned when a request has been completed. They may or may not include data payload.

Errors and requests not expecting it never have a data payload.

This type thirteen response applies for all requests except maintenance and response-less writes. The ttype field indicates which type of transaction the response relates to and the target I.D. and transaction I.D. specifies which transaction. The transaction I.D. returns the letter, mailbox, and message segment of the requested message the response relates to.

The status field provides the result of the transaction

For further information on the packet formats look in the RapidIO Interconnect specification Part one: Input Output logical specification, section three.
Cyclic Redundancy Check

For packets with header and data greater than 80 bytes a CRC is appended after the first 80 bytes and then the complete CRC value (including the combined value) is appended at the end of the packet.

In this way if an early CRC error is detected then the packet can be rejected and a retry requested before waiting for the complete packet to be received, thus providing the opportunity to increase performance and possibly reduce wasted bandwidth.

For simplicity earlier diagrams only indicated a single CRC value at the end of the packet.

However, for packets with header and data greater than 80 bytes a CRC is appended after the first 80 bytes and then the complete CRC value (including the combined value) is appended at the end of the packet.

In this way if an early CRC error is detected then the packet can be rejected and a retry requested before waiting for the complete packet to be received. This is most useful for switches in “cut through mode” providing the ability of an early check that the packet is heading in the correct direction.
Reserved fields are dealt with in an orderly and un-intrusive manner in the PowerQUICC III.
This is a simplified chart of how they are handled.

| Reserved packet fields are assigned ‘0’ |
| Reserved packet formats are not used  |
| Reserved packet fields are ignored    |
| Reserved encodings are never assigned to packet fields |
| Implementation-defined packet fields are ignored unless understood by by receiver |
| Received reserved packet field encodings are ignored if it is not necessary for the field to be defined for the requested transaction |
| Reads of reserved register* fields return ‘0’ and do not cause an error |
| Writes to reserved register* fields are ignored and do not cause an error |
| Reads of implementation-defined registers* and extended features return defined values |
| Writes to implementation-defined registers* and extended features are determined by the implementation |

* Registers refer to the CARs and CSRs
An important consideration is how does information related to the RapidIO ports relate to the rest of the PowerQUICC III? Let's consider where the core requests some data. How does the system know if that data is out on the RapidIO port or elsewhere? Within the PowerQUICC III is a bank of registers known as the Local Access Window registers, which are arranged in pairs.

Each of these pairs provide the definition of what areas of local memory space are allocated to which controller. These are the local access windows.

The Local access window base address window provides the address of the start of the address space, and the attributes register indicates if this window is enabled, which controller uses this space and how large is the memory in this window. Any internal transactions that take place within the PowerQUICC III are compared to the law registers and if there is a match then the transaction is applied to the defined controller. In the example suggested here, when the core requests data from a given address, if that address lies within the RapidIO window then it will be converted to a RapidIO read transaction, and the response will be transferred back to the core.
The RapidIO controller has its own memory map shown here. These locations are at predefined offsets within the RapidIO space.

This diagram is not drawn to scale and there are varying numbers of registers within the different blocks.

The architectural registers provide device and assembly information, capability, command, status, and configuration definition.

Implementation registers provide I.D. matching, Port configuration, and Port error injection information.

ATMU registers provide window base address, attributes, and translation registers for access into the RapidIO specific space.

Error management registers provide information on errors and control functions for error handling.

Outbound message registers provide mode, status, queue pointers, source address, destination port, attributes, and counters for outbound messages.

Inbound message registers provide mailbox mode and status, and queue pointers for inbound messages.

Doorbell registers provide mode, status, and queue pointers for Doorbell packets.

Port write registers provide mode, status, and the queue base-address for Port write packets.

All of this map must be initialized as required for the RapidIO controller to operate correctly.
Address translation and mapping provides address translation from the thirty-two bit internal address into the RapidIO thirty-four bit addressing and translates the requirements of the transaction to RapidIO functions.

For the outbound transactions there are nine possible windows available to the PowerQUICC III RapidIO interface.

Window zero is the default, and any address arriving at the controller that does not match any other window is routed to this window.

Any outbound address appearing from the ocean switch fabric and matching the RapidIO space is compared with the window translation registers, and if there is a match then the translated address is passed on to the RapidIO controller as a thirty-four bit address and supplies target identity, priority, transaction type, and window size.

Most transactions use this mechanism, but the DMA controller can bypass translation.
Outbound IO_READ transactions cannot cross a 32-byte cache-line boundary, and are set to 32-byte aligned in order to fetch an entire cache-line.

Transactions originated by PCI must map to a window with flow level zero and the PCI bit set.

Maintenance transactions may not exceed 64-bytes.

Doorbells have 2, 4, or 8 byte transactions aligned to double word boundaries.

SWRITE must be a minimum of 8-bytes.

ATOMIC transactions are limited to 1, 2, or 4 bytes and must meet the RapidIO specification.
Inbound address translation and mapping provides the reverse process of the outbound ATMU.

In this case inbound messages have their thirty-four bit address translated to the local thirty-two bit address, and transfer the transaction to either the PCI controller or the local bus. Remember that in this case local bus means everything that is connected to the PowerQUICC III main bus. It does not have the same connotation as for previous members of the family.

For inbound transactions there are five translation windows, and window zero is again the default, where any unmatched address is handled.

There are also configuration space registers to allow access to the control, command, and status registers of the RapidIO controller.

Messages, doorbells, and port-writes do not use the ATMU since they have their own mechanism for dealing with transferring data.
**Special considerations for inbound transactions**

IO_READ_HOME and FLUSH_WITH_DATA transactions always enable snooping and must target local memory.

Maximum data for an IO_READ_HOME is 32 bytes.

PCI reads must have a priority of zero and writes a priority of one.

NWRITE_R transactions must not target PCI.

ATOMIC transactions are limited to 1, 2, or 4 bytes and must meet the RapidIO alignment specification, and target DDR memory.

IO_READ_HOME, and FLUSH_WITH_DATA transactions always enable snooping and must target local memory.

Maximum data for an IO_READ_HOME is thirty-two bytes.

PCI reads must have a priority of zero and writes a priority of one.

NWRITE_R transactions must not target PCI.

ATOMIC transactions are limited to one, two, or four bytes and must meet the RapidIO alignment specification, and target DDR memory.
Outbound address translation is provided with the use of three registers, the **RapidIO Outbound Window Base Address Register**, the **RapidIO Outbound Window Attributes Register**, and the **RapidIO Outbound Window Translation Address Register**.

When an address has matched the local access window that indicates that this transaction is directed to the RapidIO port then that address is then compared to a combination of the base address and attributes registers.

If the address lies within the boundary of the base address and size of one of the pairs for window one through eight, and that window is enabled, then the twenty two most significant bits of the thirty-four bit translation address are provided by the translation address register.

The lower twelve bits are passed directly and so the minimum window size must be four kilobytes.

The translation address register also provides the target I.D. that will be passed to the header.

The attributes address register also defines the priority of the transaction, if it should follow PCI ordering rules, and the type of read or write including maintenance transaction.

If this is a maintenance transaction then the translation register will have a different format, in that case provides the hop count and configuration offset to the header. If the initial address does not match windows one through eight then it will automatically be handled by window zero. Because of that window zero does not have a base register, and all unmatched addresses are accepted.

The result in these circumstances will be whatever the user defines, and so this must be configured accordingly.
The message unit features include the following:

- One inbound data message structure known as an inbox
- One outbound data message structure known as an outbox
- Support for chaining and direct modes for controlling the outbox
- A maximum of four kilobytes per message
- Support for up to sixteen segments per message
- Support for up to 256 bytes per packet or segment
- Support for one inbound doorbell message structure
- Support for transmitting and receiving messages to any mailbox.
- Device port is only enabled for transmit/receive after both sending and receiving idle control symbols.

Be aware that although any allowed mailbox number can be defined, only one mailbox is supported and there is no mechanism to support multiple mailboxes.

Letters are supported, and any letter number can be received, but in the PowerQUICC III DMA is always assigned letter three, and the message unit assigns letter zero. Letters one and two are not available.

The device port is only enabled for transmit/receive after both sending and receiving idle control symbols.
The example shows a message that requires transmitting that could be up to four kilobytes in length. The message is handled by the RapidIO controller, which will transfer it through the outbox onto the eight bit output port.

Initially the message is divided into portions of up to 256 bytes of which there can be a maximum of sixteen. All segments are of equal size except the last which could be equal or smaller than the rest. For efficiency it makes sense to have each segment at the maximum size, but if other requirements dictate then they can be smaller if the message is smaller.

The first segment is transferred to the outbox where the header is attached. Within the header is the segment number which is shown here. For simplicity other header details are not shown.

The packet is then transmitted out onto the port as a multiple byte stream, and an acknowledgement is received from the other end to indicate that the packet was received at the next stage, which could be either an end point or a switch.

Eventually a response to the packet will be received to indicate that the message was received at the destination.

This process will repeat with the segment number incremented for each packet until the complete message has been transmitted.

It’s important to be aware that the response may not be received before subsequent packets have been transmitted, and it’s even possible that they may be out of order due to retry or error conditions. However, the acknowledge symbols must be received in order. Timers are available to check for reception of acknowledgements and responses.
Messages can be queued in memory ready to send. There is a mechanism available to enable this function consisting of some registers and user specified descriptors in memory.

Consider what the controller needs to know to be able to handle the messages:
- Where is the message?
- Where is it to be sent?
- How big is it?
- Do you need to know when it has been sent?
- What is its priority with respect to other messages?
- What is the target identity?

All of this detail is provided by the Queue descriptor, which must be initialized before the message can be sent. The descriptors must be setup as a contiguous chain in memory for queuing multiple messages.

So where is the descriptor, and how does the user set it up?

There are outbound message registers in the controller, two of which are the DEQUEUE pointer and ENQUEUE pointer. These are used to define the start of the queue of descriptors and the current or next descriptor to access. They must be initialized to point to the same location in memory where the queue descriptors are to be located.

To initialize the descriptor the ENQUEUE pointer is used to define the location of the descriptor, and the descriptor is loaded with the above mentioned data for the first message.

When the initialization is complete the user must poke a bit in the Outbound Mode Register which causes the controller to increment the ENQUEUE pointer to the next descriptor location, and this also allows the controller to be aware that the first message is ready to send. That process is described later.

Now the next descriptor can be initialized as before, for the next message, and then the OMR poked to increment the ENQUEUE pointer to the next descriptor.

This process is repeated for as many messages are to be in the queue.

During this process the increment of the ENQUEUE pointer is controlled by setting the MUI bit in the OMR. Once the hardware has incremented the pointer this bit is automatically cleared.

This is the normal mode of operation called chaining mode which is defined by a bit in the OMR designated MUTM when clear.

This operation allows automated transfers of messages as the queue is being initialized.

There is another option called list mode, in which the queue is initialized completely before enabling the controller. In that case the process is simpler in that the descriptors are all loaded into memory directly by software and when ready the transfer enabled. It is then the software’s responsibility to ensure that everything is set up correctly.

The alternative to chaining is direct mode, defined by setting the MUTM bit.

In this mode descriptors are not used, and all information is provided by the current parameters which are programmed directly into the control registers. This will be more readily understood when the message processing has been described.
This shows the procedure for initializing the outbound message queue.

First the MUB bit must be polled in the Outbound Status Register to ensure that the controller is not busy.

When not busy the controller must be disabled using the MUS bit in the Outbound Mode Register.

Now the procedure can be started, and chaining mode is enabled by clearing the MUTM bit in the OMR.

Initialize the DEQUEUE pointer by loading ODQDPAR with the address of the first location of the first descriptor.

Initialize the ENQUEUE pointer ODQEPAR with the same value as the DEQUEUE pointer.

After this set the MUS bit in OMR which causes the controller to save the DEQUEUE pointer internally.

Now the descriptor can be initialized describing the message which is either already in memory or will be when transmission is to begin.

Once the descriptor is completed and the message is ready to be transferred set the MUI in OMR which will cause the controller to increment the ENQUEUE pointer to the next descriptor, and clear the MUI bit.

The process of loading the descriptors can be repeated for as many messages as are needed as long as space is available.

Whenever the ENQUEUE pointer is different from the DEQUEUE pointer the controller fetches the data from the descriptor located where the DEQUEUE pointer indicates, loads it into the control registers for message transmission, and increments the DEQUEUE pointer.

When the DEQUEUE pointer matches the ENQUEUE pointer the controller waits.

As the controller is processing messages it sets the MUB bit in the OSR indicating that it is busy.

When the last segment is sent the busy bit is cleared.
This shows the same structure seen earlier for setting up the queue descriptors, in this case with at least some of the descriptors initialized.

The controller uses the DEQUEUE pointer to access the first descriptor and loads the information from the descriptor into the outbound message registers.

Using that information the controller transfers the message from memory to the internal buffers for the output port.

Once the message is transferred, the controller increments the DEQUEUE pointer to the next descriptor and repeats the process for the second message, and increments the pointer.

If at some stage the DEQUEUE pointer matches the ENQUEUE pointer, which means that the next message is not yet ready, the controller simply waits until the ENQUEUE pointer increments.

As soon as the pointers no longer match the process continues.
This process continues as long as there are messages to send or the end of the queue is reached.
Outbound message descriptors

<table>
<thead>
<tr>
<th></th>
<th>Reserved</th>
<th>Source address of message.</th>
<th>Loaded into Source Address Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>04</td>
<td>Source Address</td>
<td>Destination port of message.</td>
<td>Loaded into Destination Port Register</td>
</tr>
<tr>
<td>08</td>
<td>Destination Port</td>
<td>Transaction attributes.</td>
<td>Loaded into Destination Attributes Register</td>
</tr>
<tr>
<td>0C</td>
<td>Destination Attributes</td>
<td>Number of double-words in message.</td>
<td>Loaded into Double-word Count Register</td>
</tr>
<tr>
<td>10</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>Double-word Count</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1C</td>
<td>Reserved</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

O. k. so what do the descriptors look like!
The descriptors consist of eight thirty-two bit parameters, although only four of them are actually used.

The parameters consist of the source address, destination port, destination attributes, and the double-word count.

When the controller is processing messages, the source address of the message is loaded into the source address register.
The destination port is loaded into the destination port register.
The transaction attributes are loaded into the Destination attributes register.
And the double-word count is loaded into the double-word count register.

In the latter case be wary, since the name is misleading. The actual value programmed should be the number of bytes of the message.
This animation provides a simple description of the process of receiving inbound messages. The inbound message registers must be initialized with the inbound ENQUEUE and DEQUEUE pointers both pointing to the first location in memory where the message data is to be stored. Memory must be allocated to accommodate the expected messages.

When the first segment of a message arrives the header is examined. One field provides the total number of segments for the message, so now the controller knows how many segments must be stored.

Another field in the header indicates the size of the segments of the message, all to be the same, except possibly the last. Given these two values the controller knows the size of memory needed and most significantly the location in memory where each segment should be stored.

Another field identifies which the current segment is and so the controller stores the data in the correct location, in this case the first, using the ENQUEUE pointer.

When the next segment arrives, the same process occurs, but now the only relevant field for this example is the message segment number. Now lets look a little closer at what’s involved.

Using the information already obtained from the header about the number of segments and segment size the controller can calculate the address for this segment and increment the pointer to the correct location. The data is then transferred to the appropriate memory location.

If a segment arrives out of order the controller can calculate the correct location for it without any problem, and continue processing the message until it has completed. An indication is provided when the queue is full which can be used, if required to generate an interrupt. One question might be, why would a segment be received out of order? If you remember earlier in the course there was a description of how the packets are transferred through the system. At each stage there is always an acknowledgement, but if a packet cannot be processed at the time, maybe due to a switch being too busy to deal with it, then a retry is returned and that packet is dropped. The sender will transmit that packet again, but that could occur after the next packet had already been sent.

The process continues until all segments are received. When the queue is full an indication is provided by the controller, and can initiate an interrupt.

Once the message is received and the user wishes to read it, a similar process is used to that followed for loading the outbound message queue. In this case no descriptors are used, only the DEQUEUE and ENQUEUE pointers and the inbound mode register. As soon as the queue pointers are not the same the user can read the message from segment zero using the DEQUEUE pointer, and then set the MI bit in the IMR which causes the controller to increment the DEQUEUE pointer by the appropriate value, the segment length. As long as the pointers are different the procedure can continue reading subsequent segments. If at any time the pointers become equal then the next segment cannot be read because it has not yet been received. Once the pointers separate the process can continue until the complete message has been read.
### Message Unit Registers - Outbound

**OMR  Outbound Mode Register**
- Descriptor snoop enable
- Circular descriptor queue size - binary count from 2 to 2048 entries
- Queue overflow interrupt enable
- Queue full interrupt enable
- Queue empty interrupt enable
- Message unit transfer mode - chaining or direct
- Message unit increment [MUI]
- Message unit start [MUS]

**OSR  Outbound Status Register**
- Queue full
- Transaction error
- Queue overflow interrupt
- Queue full interrupt
- Message unit busy
- End-of-message interrupt *
- Queue empty interrupt

There are a number of registers that are used to handle the message controller functions and the next three slides indicate the registers for the outbound mailbox and what functions they provide.

The **Outbound Mode Register** provides the ability to enable snooping, queue overflow interrupt, queue full interrupt, and queue empty interrupt. It also selects either queue chaining or direct mode, and defines the number of queue descriptors to use.

For controlling the queue operation there is the bit to increment the queue pointer and to start operation.

The **Outbound Status Register** provides the basic status information, some of which generate the interrupts enabled in the mode register. Interrupt generators are shown in red.

Basic status indicators are queue full, transaction error, and message unit busy. Interrupt generators are overflow, full, empty, and end of message. Note that the end of message interrupt is enabled in the **Outbound Destination Attributes Register**.
Message Unit Registers - Outbound continued

**ODQDPAR  Outbound Descriptor Dequeue Pointer Address Register**
- Dequeue pointer address:
  - bits 0 - 26 of the queue pointer, 32-bit aligned.
  - Used to indicate the queue entry to use to transfer data out to packets

**OSAR  Outbound Unit Source Address Register**
- Source address of message - most significant 29 bits,
  - updated after every transfer.
- Snoop enable

**ODPR  Outbound Destination Port Register**
- Mailbox 0-3 (used for Mbox field in packet)

**ODATR  Outbound Destination Attributes Register**
- End-of-message interrupt enabled *
- Transaction flow level (lowest, next, highest)
- Destination target route (Device ID of Target)

The **Outbound Descriptor Queue Dequeue Pointer Address Register** provides the twenty-seven most significant bits of the address of the message queue descriptor, used to access the descriptor required to transfer a message segment from the message memory to the outbound message port.

The **Outbound unit Source Address Register** provides the twenty-nine most significant bits of the source address of the message being sent. This register is automatically updated after every transfer.

The **Outbound Destination Port Register** defines the mailbox number of the destination of the packet, and this value is placed into the mailbox field of the packet header.

The **Outbound Destination Attributes Register** enables the end of message interrupt, and defines the transaction flow level, the device I.D. of the target which is placed into the associated field of the header.
The **Outbound Double-word Count Register** is actually a byte count of the message to be sent, providing for a minimum byte count of eight (one double word) up to four-thousand and ninety six bytes. Remember all messages must be defined as multiples of double words.

The **Outbound Descriptor Queue Enqueue Pointer Address Register** provides the twenty-seven most significant bits of the address of the message queue descriptor used to access the descriptor used to load data into the memory queue for messages.
Message Unit Registers - Inbound

**IMR Inbound Mode Register**
- Snoop enable
- Frame size - binary count from 8 to 4096 bytes
- Circular descriptor queue size - binary count from 2 to 2048 entries
- Queue full interrupt enable
- Message in queue interrupt enable
- Mailbox increment. Software sets this bit - hardware increments IFQDPAR
- Mailbox enable

**ISR Inbound Status Register**
- Queue full
- Message-in-queue
- Transaction error
- **Queue full interrupt**
- Mailbox busy (message in progress - cleared on completion or error)
- **Message-in-queue interrupt**

The next two slides show the registers available for handling the inbound queue.

The **Inbound Mode Register** enables the mailbox, snooping, and interrupts for queue full and message in the queue. It also provides the frame size as a byte count, the queue descriptor count, and is used to increment the descriptor pointer when accessing the received message.

The **Inbound Status Register** provides indications of queue full, message in the queue, transaction error, and mailbox busy, and generates the interrupt for queue full and message in the queue if enabled.
Message Unit Registers - Inbound continued

**IFQDPAR** Inbound Frame Queue Dequeue Pointer Address Register
- Dequeue pointer address
  bits 0 - 28 of the pointer to the received message in memory.

This is a pointer to the next received message to be process, and is incremented as each message is processed.
It must be initialized to the first inbox message memory location.

**IFQEPAR** Inbound Frame Queue Enqueue Pointer Address Register
- Enqueue pointer address
  bits 0 - 28 of the pointer to the next memory location to receive a message.

This defines where the next received message is to be loaded into memory. As data is received it is loaded and this pointer incremented. During this operation if this value becomes the same as IFQDPAR then no further data is accepted, and a response of retry is returned.
It must be initialized to the first inbox message memory location.

The **Inbound Frame Queue Dequeue Pointer Address Register** provides the most significant twenty-nine bits of the address of the descriptor queue used to access the descriptor of the next received message segment. As each segment is accessed this pointer is incremented to the next descriptor.

The **Inbound Frame Queue Enqueue Pointer Address Register** provides the most significant twenty-nine bits of the address of the descriptor queue used to store a message segment being received.
Message segments are only stored if this value is different from that of the DEQUEUE pointer.
### Output Controller Interrupts

<table>
<thead>
<tr>
<th>Interrupt Type</th>
<th>Condition</th>
<th>OSR Bit Set</th>
</tr>
</thead>
<tbody>
<tr>
<td>Queue overflow interrupt</td>
<td>ODQEPAR &gt; Queue size</td>
<td>QOI</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if enabled [QOIE] in OMR</td>
</tr>
<tr>
<td>Queue full interrupt</td>
<td>ODQEPAR = Queue size</td>
<td>QFI</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if enabled [QFIE] in OMR</td>
</tr>
<tr>
<td>Queue empty interrupt</td>
<td>ODQDPAR=ODQEPAR</td>
<td>QEI</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if enabled [QEIE] in OMR</td>
</tr>
<tr>
<td>End of message interrupt</td>
<td>last segment has been transmitted</td>
<td>EOMI</td>
</tr>
<tr>
<td></td>
<td></td>
<td>if enabled [EOMIE] in OMR</td>
</tr>
</tbody>
</table>

Queue size defined in OMR[CIRQ_SIZ]

This chart indicates all the interrupts that could be generated for the outbox. They will only be generated if enabled. The queue overflow is generated if the ENQUEUE pointer becomes greater than it should be for the size of queue defined.

The queue full interrupt is generated if the ENQUEUE pointer matches the value indicating that it has reached the queue size defined.

The queue empty is generated if the ENQUEUE pointer matches the DEQUEUE pointer.

The end of message is generated when the last segment of a message is transmitted. Note that the queue size is defined in the Outbound Mode Register.
The remaining pages provide a basic indication of all of the registers provided for the RapidIO controller.

They are defined in eight groups shown here. The diagram is not drawn to scale, and some groups are considerably larger than others.

The value shown at the side of each group shows the hexadecimal offset from the top of the RapidIO memory space to where each group starts.
### RapidIO Module Registers - Architectural - CAR

#### Capability Registers - all Read only

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Use</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_0000</td>
<td>DIDCAR</td>
<td>Device and Vendor Identity</td>
</tr>
<tr>
<td>C_0004</td>
<td>DICAR</td>
<td>Device Revision</td>
</tr>
<tr>
<td>C_0008</td>
<td>AIDCAR</td>
<td>Assembly and Vendor identity</td>
</tr>
<tr>
<td>C_000C</td>
<td>AICAR</td>
<td>Assembly revision and extended features</td>
</tr>
<tr>
<td>C_0010</td>
<td>PEFCAR</td>
<td>Access availability &amp; support options (DRAM, Local address, mailbox)</td>
</tr>
<tr>
<td>C_0014</td>
<td>SPICAR</td>
<td>Port availability &amp; has been read</td>
</tr>
<tr>
<td>C_0018</td>
<td>SOCAR</td>
<td>What RIO instructions can be initiated</td>
</tr>
<tr>
<td>C_001C</td>
<td>DOCAR</td>
<td>What instructions and functions can be serviced</td>
</tr>
</tbody>
</table>

The architectural group contains the capability and command and status registers. This diagram shows the capability registers, which are all read only, and indicates the offset to each register and the register designation.

For a complete description of each register see section sixteen-three-two one through eight of the MPC8560 users manual or the equivalent section in the MPC8540 users manual.
The next two diagrams show the command and status registers. 
For a complete description of each register see section sixteen-three-two nine through fifteen of the 
MPC8560 users manual or the equivalent section in the MPC8540 users manual.

Color coding has been used in the pages to help distinguish some additional features of the registers.

Green indicates registers that are read only.

Blue indicates registers that have some special requirements. The one shown here will only be affected by a write the first time it is written to. Any subsequent writes are ignored.

Others contain bits that are cleared by writing a one to them, a common feature of status bits in the PowerQUICC family. It may also contain some bits which are read only.

Black indicates a standard register with normal read and write bits.
RapidIO Module Registers - Architectural - CSR continued

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Use</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_0100</td>
<td>PMBH0CSR</td>
<td>R/O Extended features pointer and ID</td>
</tr>
<tr>
<td>C_0120</td>
<td>PLTOCCSR</td>
<td>R/O Port link Time-out value</td>
</tr>
<tr>
<td>C_0124</td>
<td>PRTOCCSR</td>
<td>R/O Port response Time-out value</td>
</tr>
<tr>
<td>C_013C</td>
<td>PGCCSR</td>
<td>Agent/Host, enabled, discovery status (Discovery process)[config.pins]</td>
</tr>
<tr>
<td>C_0140</td>
<td>PLMREQCSR</td>
<td>Link request command to send</td>
</tr>
<tr>
<td>C_0144</td>
<td>PLMRESPCSR</td>
<td>R/O Link response - valid, AckID, Link_status</td>
</tr>
<tr>
<td>C_0148</td>
<td>PLASCSR</td>
<td>Sp Port Link - next expected AckID, Outstanding unacknowledgedAckID (R/O), Outbound AckID</td>
</tr>
<tr>
<td>C_0158</td>
<td>PESCSR</td>
<td>Sp Output errors (retry, cannot forward, stopped, errors, ++)</td>
</tr>
<tr>
<td>C_015C</td>
<td>PCCSR</td>
<td>Sp Port Tx. en., Tx. drv'r. dis’d., Rx. en., Rx drv'r.dis’d., error ch. dis.</td>
</tr>
</tbody>
</table>

This diagram shows the command and status registers.
For a complete description of each register see section 16.3.2.16 through 24 of the MPC8560 users manual or the equivalent section in the MPC8540 users manual.
RapidIO Module Registers - Implementation

### Implementation Registers

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Use</th>
</tr>
</thead>
<tbody>
<tr>
<td>D_0000</td>
<td>CR</td>
<td>TID matching - error, accept all, (Match TID or accept all)</td>
</tr>
<tr>
<td>D_0010</td>
<td>PCR</td>
<td>Port configuration - Reset time disable, Link time disable, quiesce support, forward before CRC, CRC enable</td>
</tr>
<tr>
<td>C_0014</td>
<td>PEIR</td>
<td>Sp Error injection</td>
</tr>
</tbody>
</table>

This diagram shows the implementation registers.
For a complete description of each register see section 16.3.3.1 of the MPC8560 users manual or the equivalent section in the MPC8540 users manual.
RapidIO Module Registers - ATMU Outbound

Address Translation and Mapping Unit

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Use</th>
</tr>
</thead>
<tbody>
<tr>
<td>D_0C00</td>
<td>ROWTAR0</td>
<td>Pointer to RIO Translation address space with 34-bit address &amp; Target ID</td>
</tr>
<tr>
<td></td>
<td></td>
<td>or</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Maintenance transaction Hop count &amp; config. offset</td>
</tr>
<tr>
<td>D_0C10</td>
<td>ROWAR0</td>
<td>Attributes - enable, priority, PCI rules, Read type, Write type, outbound window size</td>
</tr>
<tr>
<td>D_0C20</td>
<td>ROWTAR1</td>
<td>Pointer to RIO Translation address space with 34-bit address &amp; Target ID</td>
</tr>
<tr>
<td></td>
<td></td>
<td>or</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Maintenance transaction Hop count &amp; config. offset</td>
</tr>
<tr>
<td>D_0C28</td>
<td>ROWBAR1</td>
<td>Base address for window 1 (4 Kbyte block)</td>
</tr>
<tr>
<td>D_0C30</td>
<td>ROWAR1</td>
<td>Attributes - enable, priority, PCI rules, Read type, Write type, outbound window size (4KB - 4GB)</td>
</tr>
<tr>
<td>D_0C20 - D_0D10</td>
<td></td>
<td>for windows 2 - 8</td>
</tr>
</tbody>
</table>

Note: Window 0 hardwired enabled

This diagram shows the outbound window Address Translation and Mapping Unit registers.

With the exception of window zero they are provided as groups of three for the base address, translation address, and attributes for that window.

The base address register defines the local address that is associated with that RapidIO window, and relates to a minimum size of four kilobytes.

The translation address provides most significant bits of the RapidIO thirty-four bit address and the target I.D. supplied for the output transactions.

The attributes register defines outbound transaction attributes such as if the window is enabled, the transaction priority, if it follows PCI rules, the read or write transaction type, and the window size.

There is a set of these registers for eight windows, one through eight, and also the translation and attributes for the default window zero. Any transactions that do not map to one of the other windows automatically is handled by the default, and so no base address is necessary. Affectively this handles transactions which are normally not expected, probably error conditions.

Also be aware that the translation register has an alternative function. If the access matching the window is a maintenance transaction the translation register has a different format, defining hop count and configuration offset.

For a complete description of each register see section 16.3.3.1 of the MPC8560 users manual or the equivalent section in the MPC8540 users manual.
The inbound address translation and mapping registers perform a similar function to those of the outbound windows except in the opposite direction.

As for the outbound mailbox, window zero is the default, and any incoming packets not mapping to one of the other windows automatically is handled by window zero, so window zero does not have a base address.

The base address contains bits zero through twenty-one of the RapidIO thirty-four bit address.

The attributes register contains the size of the window, the enable bit, the target interface which is either the PCI controller or the local memory, and the type of read or write transaction.

The translation address register provides the local thirty-two bit address that this window maps to.

There are five of each of the attributes and translation registers, zero through four, and four base registers, one through four.
This table indicates the error management registers. Using these registers error interrupts can be enabled, and error management service routines can identify the type of error and details necessary to deal with it.

For a complete description of each register see section 16.3.3.3 of the MPC8560 users manual or the equivalent section in the MPC8540 users manual.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Use</th>
</tr>
</thead>
<tbody>
<tr>
<td>D_0E00</td>
<td>PNFEDR</td>
<td>Sp Fatal errors notification</td>
</tr>
<tr>
<td>D_0E04</td>
<td>PNFEDIR</td>
<td>Sp Error notification disable</td>
</tr>
<tr>
<td>D_0E08</td>
<td>PNFEIER</td>
<td>Sp Notified error interrupt enable</td>
</tr>
<tr>
<td>D_0E10</td>
<td>PECR</td>
<td>Sp Indicates valid packet with error notification</td>
</tr>
<tr>
<td>D_0E14</td>
<td>PEPR1</td>
<td>Sp Portion of error packet (type dependent)</td>
</tr>
<tr>
<td>D_0E18</td>
<td>PEPR2</td>
<td>Sp Another portion of error packet (type dependent)</td>
</tr>
<tr>
<td>D_0E20</td>
<td>PREDR</td>
<td>Sp Recoverable error notification</td>
</tr>
<tr>
<td>D_0E28</td>
<td>PERTR</td>
<td>Sp Error recoveries threshold &amp; counter</td>
</tr>
<tr>
<td>D_0E2C</td>
<td>PRTR</td>
<td>Sp Error retries threshold &amp; counter for reporting</td>
</tr>
</tbody>
</table>
The doorbell registers provide a similar function to the inbound messages for the inbound doorbell, and enables the controller to deal with an inbound doorbell queue. For a complete description of each register see section sixteen-three-four-three of the MPC8560 users manual or the equivalent section in the MPC8540 users manual.

<table>
<thead>
<tr>
<th>Offset</th>
<th>Register</th>
<th>Use</th>
</tr>
</thead>
<tbody>
<tr>
<td>D_1460</td>
<td>DMR</td>
<td>Enable, snoop enable, queue size, int enable, increment</td>
</tr>
<tr>
<td>D_1464</td>
<td>DSR</td>
<td>status - in Q, in Q int, error, Q full, Q full int, busy,</td>
</tr>
<tr>
<td>D_146C</td>
<td>DQDPAR</td>
<td>Queue dequeue pointer- first to process</td>
</tr>
<tr>
<td>D_1474</td>
<td>DQEPAR</td>
<td>Queue enqueue pointer- next to add</td>
</tr>
<tr>
<td>D_14E0</td>
<td>PWMR</td>
<td>Snoop en, Q full int en, Clear Q, Port-write enable</td>
</tr>
<tr>
<td>D_14E4</td>
<td>PWSR</td>
<td>status - Q full, Transaction error, Q full int, Prt-Wr busy</td>
</tr>
<tr>
<td>D_14EC</td>
<td>PWQBAR</td>
<td>Port-write base address for data payload.</td>
</tr>
</tbody>
</table>
That completes this introduction course to the PowerQUICC III RapidIO controller.